6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-14 14:24:05 +00:00
Code Issues Projects Releases Wiki Activity

[VECTOR-SELECT] Address one of the bugs in pr10902.

Browse Source 
Vector SetCC result types need to be type-legalized.
This code worked before because scalar result types are known to be legal.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140249 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nadav Rotem
2011-09-21 14:34:38 +00:00
parent 9c6cdf4c1c
commit 1147248e6f
2 changed files with 17 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
View File

@ -500,6 +500,8 @@ SDValue DAGTypeLegalizer::PromoteIntRes_SELECT_CC(SDNode *N) {
SDValue DAGTypeLegalizer::PromoteIntRes_SETCC(SDNode *N) { SDValue DAGTypeLegalizer::PromoteIntRes_SETCC(SDNode *N) {
EVT SVT = TLI.getSetCCResultType(N->getOperand(0).getValueType()); EVT SVT = TLI.getSetCCResultType(N->getOperand(0).getValueType());
// Vector setcc result types need to be leglized.
SVT = TLI.getTypeToTransformTo(*DAG.getContext(), SVT);
DebugLoc dl = N->getDebugLoc(); DebugLoc dl = N->getDebugLoc();
assert(SVT.isVector() == N->getOperand(0).getValueType().isVector() && assert(SVT.isVector() == N->getOperand(0).getValueType().isVector() &&

15
test/CodeGen/X86/2011-09-21-setcc-bug.ll Normal file
View File

@ -0,0 +1,15 @@
; RUN: llc < %s -march=x86-64 -mcpu=corei7 -promote-elements -mattr=+sse41
; Make sure we are not crashing on this code.
define void @load_4_i8(<4 x i8>* %k, <4 x i8>* %y, <4 x double>* %A1, <4 x double>* %A0) {
%A = load <4 x i8>* %k
%B = load <4 x i8>* %y
%C = load <4 x double>* %A0
%D= load <4 x double>* %A1
%M = icmp uge <4 x i8> %A, %B
%T = select <4 x i1> %M, <4 x double> %C, <4 x double> %D
store <4 x double> %T, <4 x double>* undef
ret void
}