6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 02:36:06 +00:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Fixing broken tests.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223823 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Colin LeMahieu 2014-12-09 20:36:53 +00:00
parent 075a8cee5d
commit 11fa90091b
3 changed files with 15 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/Hexagon/HexagonInstrInfo.td
View File

@ -610,7 +610,8 @@ def C2_cmovenewif : T_TFRI_Pred<1, 1>;
let InputType = "imm", isExtendable = 1, isExtentSigned = 1,
CextOpcode = "TFR", BaseOpcode = "TFRI", hasNewValue = 1, opNewValue = 0,
isAsCheapAsAMove = 1 , opExtendable = 1, opExtentBits = 16, isMoveImm = 1,
isPredicated = 0, isPredicable = 1, isReMaterializable = 1 in
isPredicated = 0, isPredicable = 1, isReMaterializable = 1,
isCodeGenOnly = 0 in
def A2_tfrsi : ALU32Inst<(outs IntRegs:$Rd), (ins s16Ext:$s16), "$Rd = #$s16",
[(set (i32 IntRegs:$Rd), s16ExtPred:$s16)], "", ALU32_2op_tc_1_SLOT0123>,
ImmRegRel, PredRel {

6
test/MC/Disassembler/Hexagon/alu32_alu.txt
View File

@ -31,10 +31,10 @@
0x15 0xc0 0x31 0x71
# CHECK: r17.l = #21
0xf1 0xff 0x5f 0x78
# CHECK: { r17 = #32767 }
# CHECK: r17 = #32767
0xf1 0xff 0xdf 0x78
# CHECK: { r17 = #-1 }
# CHECK: r17 = ##65535
0x11 0xc0 0x75 0x70
# CHECK: { r17 = r21 }
# CHECK: r17 = r21
0x11 0xc0 0xd5 0x70
# CHECK: r17 = zxth(r21)

20
test/MC/Disassembler/Hexagon/alu32_pred.txt
View File

@ -17,11 +17,11 @@
# CHECK: p3 = r5
# CHECK-NEXT: if (!p3.new) r17:16 = combine(r21, r31)
0x03 0x40 0x45 0x85 0x70 0xff 0x15 0xfd
# CHECK: { p3 = r5
# CHECK-NEXT: if (p3.new) r17:16 = combine(r21, r31) }
# CHECK: p3 = r5
# CHECK-NEXT: if (p3.new) r17:16 = combine(r21, r31)
0x03 0x40 0x45 0x85 0xf0 0xff 0x15 0xfd
# CHECK: { p3 = r5
# CHECK-NEXT: if (!p3.new) r17:16 = combine(r21, r31) }
# CHECK: p3 = r5
# CHECK-NEXT: if (!p3.new) r17:16 = combine(r21, r31)
0x71 0xdf 0x15 0xf9
# CHECK: if (p3) r17 = and(r21, r31)
0x71 0xdf 0x35 0xf9
@ -35,15 +35,15 @@
0x11 0xe3 0xf5 0x70
# CHECK: if (p3) r17 = sxth(r21)
0xb1 0xc2 0x60 0x7e
# CHECK: { if (p3) r17 = #21 }
# CHECK: if (p3) r17 = #21
0xb1 0xc2 0xe0 0x7e
# CHECK: { if (!p3) r17 = #21 }
# CHECK: if (!p3) r17 = #21
0x03 0x40 0x45 0x85 0xb1 0xe2 0x60 0x7e
# CHECK: { p3 = r5
# CHECK-NEXT: if (p3.new) r17 = #21 }
# CHECK: p3 = r5
# CHECK-NEXT: if (p3.new) r17 = #21
0x03 0x40 0x45 0x85 0xb1 0xe2 0xe0 0x7e
# CHECK: { p3 = r5
# CHECK-NEXT: if (!p3.new) r17 = #21 }
# CHECK: p3 = r5
# CHECK-NEXT: if (!p3.new) r17 = #21
0x11 0xe3 0x95 0x70
# CHECK: if (p3) r17 = zxtb(r21)
0x11 0xe3 0xd5 0x70