6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-02 09:33:59 +00:00
Code Issues Projects Releases Wiki Activity

FP fixes

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@20019 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Lenharth 2005-02-03 21:01:15 +00:00
parent bb753c4f80
commit 12dd2621bb
1 changed files with 17 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
lib/Target/Alpha/AlphaISelPattern.cpp
View File

@ -68,6 +68,7 @@ namespace {
computeRegisterProperties(); computeRegisterProperties();
addLegalFPImmediate(+0.0); //F31 addLegalFPImmediate(+0.0); //F31
addLegalFPImmediate(-0.0); //-F31
} }
/// LowerArguments - This hook must be implemented to indicate how we should /// LowerArguments - This hook must be implemented to indicate how we should
@ -348,6 +349,8 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result)
else else
Result = ExprMap[N.getValue(0)] = MakeReg(N.getValue(0).getValueType()); Result = ExprMap[N.getValue(0)] = MakeReg(N.getValue(0).getValueType());
//DestType = N.getValue(0).getValueType();
SDOperand Chain = N.getOperand(0); SDOperand Chain = N.getOperand(0);
SDOperand Address = N.getOperand(1); SDOperand Address = N.getOperand(1);
@ -355,7 +358,7 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result)
{ {
Select(Chain); Select(Chain);
AlphaLowering.restoreGP(BB); AlphaLowering.restoreGP(BB);
Opc = DestType == MVT::f64 ? Alpha::LDS_SYM : Alpha::LDT_SYM; Opc = DestType == MVT::f64 ? Alpha::LDT_SYM : Alpha::LDS_SYM;
BuildMI(BB, Opc, 1, Result).addGlobalAddress(cast<GlobalAddressSDNode>(Address)->getGlobal()); BuildMI(BB, Opc, 1, Result).addGlobalAddress(cast<GlobalAddressSDNode>(Address)->getGlobal());
} }
else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Address)) { else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Address)) {
@ -370,7 +373,7 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result)
{ {
Select(Chain); Select(Chain);
Tmp2 = SelectExpr(Address); Tmp2 = SelectExpr(Address);
Opc = DestType == MVT::f64 ? Alpha::LDS : Alpha::LDT; Opc = DestType == MVT::f64 ? Alpha::LDT : Alpha::LDS;
BuildMI(BB, Opc, 2, Result).addImm(0).addReg(Tmp2); BuildMI(BB, Opc, 2, Result).addImm(0).addReg(Tmp2);
} }
return Result; return Result;
@ -379,6 +382,8 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result)
if (ConstantFPSDNode *CN = dyn_cast<ConstantFPSDNode>(N)) { if (ConstantFPSDNode *CN = dyn_cast<ConstantFPSDNode>(N)) {
if (CN->isExactlyValue(+0.0)) { if (CN->isExactlyValue(+0.0)) {
BuildMI(BB, Alpha::CPYS, 2, Result).addReg(Alpha::F31).addReg(Alpha::F31); BuildMI(BB, Alpha::CPYS, 2, Result).addReg(Alpha::F31).addReg(Alpha::F31);
} else if ( CN->isExactlyValue(-0.0)) {
BuildMI(BB, Alpha::CPYSN, 2, Result).addReg(Alpha::F31).addReg(Alpha::F31);
} else { } else {
abort(); abort();
} }
@ -409,15 +414,15 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result)
Tmp2 = MakeReg(MVT::f32); Tmp2 = MakeReg(MVT::f32);
if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(N.getOperand(1))) assert(cast<MVTSDNode>(Node)->getExtraValueType() == MVT::f32 && "EXTLOAD not from f32");
if (Node->getValueType(0) == MVT::f64) { assert(Node->getValueType(0) == MVT::f64 && "EXTLOAD not to f64");
assert(cast<MVTSDNode>(Node)->getExtraValueType() == MVT::f32 &&
"Bad EXTLOAD!"); if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(N.getOperand(1))) {
AlphaLowering.restoreGP(BB); AlphaLowering.restoreGP(BB);
BuildMI(BB, Alpha::LDS_SYM, 1, Tmp2).addConstantPoolIndex(CP->getIndex()); BuildMI(BB, Alpha::LDS_SYM, 1, Tmp2).addConstantPoolIndex(CP->getIndex());
BuildMI(BB, Alpha::CVTST, 1, Result).addReg(Tmp2); BuildMI(BB, Alpha::CVTST, 1, Result).addReg(Tmp2);
return Result; return Result;
} }
Select(Node->getOperand(0)); // chain Select(Node->getOperand(0)); // chain
Tmp1 = SelectExpr(Node->getOperand(1)); Tmp1 = SelectExpr(Node->getOperand(1));
BuildMI(BB, Alpha::LDS, 1, Tmp2).addReg(Tmp1); BuildMI(BB, Alpha::LDS, 1, Tmp2).addReg(Tmp1);