6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-06 06:33:24 +00:00
Code Issues Projects Releases Wiki Activity

Whitespace.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206154 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2014-04-14 07:03:13 +00:00
parent 9854380054
commit 1377449177
2 changed files with 8 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Transforms/InstCombine/InstCombineShifts.cpp
View File

@ -807,4 +807,3 @@ Instruction *InstCombiner::visitAShr(BinaryOperator &I) {
return 0; return 0;
} }

16
test/Transforms/InstCombine/shift.ll
View File

@ -36,14 +36,14 @@ define i32 @test4(i8 %A) {
define i32 @test5(i32 %A) { define i32 @test5(i32 %A) {
; CHECK-LABEL: @test5( ; CHECK-LABEL: @test5(
; CHECK: ret i32 undef ; CHECK: ret i32 undef
%B = lshr i32 %A, 32 ;; shift all bits out %B = lshr i32 %A, 32 ;; shift all bits out
ret i32 %B ret i32 %B
} }
define i32 @test5a(i32 %A) { define i32 @test5a(i32 %A) {
; CHECK-LABEL: @test5a( ; CHECK-LABEL: @test5a(
; CHECK: ret i32 undef ; CHECK: ret i32 undef
%B = shl i32 %A, 32 ;; shift all bits out %B = shl i32 %A, 32 ;; shift all bits out
ret i32 %B ret i32 %B
} }
@ -82,7 +82,7 @@ define i32 @test6a(i32 %A) {
define i32 @test7(i8 %A) { define i32 @test7(i8 %A) {
; CHECK-LABEL: @test7( ; CHECK-LABEL: @test7(
; CHECK-NEXT: ret i32 -1 ; CHECK-NEXT: ret i32 -1
%shift.upgrd.3 = zext i8 %A to i32 %shift.upgrd.3 = zext i8 %A to i32
%B = ashr i32 -1, %shift.upgrd.3 ;; Always equal to -1 %B = ashr i32 -1, %shift.upgrd.3 ;; Always equal to -1
ret i32 %B ret i32 %B
} }
@ -232,7 +232,7 @@ define i1 @test16(i32 %X) {
; CHECK-NEXT: and i32 %X, 16 ; CHECK-NEXT: and i32 %X, 16
; CHECK-NEXT: icmp ne i32 ; CHECK-NEXT: icmp ne i32
; CHECK-NEXT: ret i1 ; CHECK-NEXT: ret i1
%tmp.3 = ashr i32 %X, 4 %tmp.3 = ashr i32 %X, 4
%tmp.6 = and i32 %tmp.3, 1 %tmp.6 = and i32 %tmp.3, 1
%tmp.7 = icmp ne i32 %tmp.6, 0 %tmp.7 = icmp ne i32 %tmp.6, 0
ret i1 %tmp.7 ret i1 %tmp.7
@ -365,12 +365,12 @@ define i1 @test27(i32 %x) nounwind {
%z = trunc i32 %y to i1 %z = trunc i32 %y to i1
ret i1 %z ret i1 %z
} }
define i8 @test28(i8 %x) { define i8 @test28(i8 %x) {
entry: entry:
; CHECK-LABEL: @test28( ; CHECK-LABEL: @test28(
; CHECK: icmp slt i8 %x, 0 ; CHECK: icmp slt i8 %x, 0
; CHECK-NEXT: br i1 ; CHECK-NEXT: br i1
%tmp1 = lshr i8 %x, 7 %tmp1 = lshr i8 %x, 7
%cond1 = icmp ne i8 %tmp1, 0 %cond1 = icmp ne i8 %tmp1, 0
br i1 %cond1, label %bb1, label %bb2 br i1 %cond1, label %bb1, label %bb2
@ -476,7 +476,7 @@ entry:
%ins = or i128 %tmp23, %tmp27 %ins = or i128 %tmp23, %tmp27
%tmp45 = lshr i128 %ins, 64 %tmp45 = lshr i128 %ins, 64
ret i128 %tmp45 ret i128 %tmp45
; CHECK-LABEL: @test36( ; CHECK-LABEL: @test36(
; CHECK: %tmp231 = or i128 %B, %A ; CHECK: %tmp231 = or i128 %B, %A
; CHECK: %ins = and i128 %tmp231, 18446744073709551615 ; CHECK: %ins = and i128 %tmp231, 18446744073709551615
@ -492,7 +492,7 @@ entry:
%tmp45 = lshr i128 %ins, 64 %tmp45 = lshr i128 %ins, 64
%tmp46 = trunc i128 %tmp45 to i64 %tmp46 = trunc i128 %tmp45 to i64
ret i64 %tmp46 ret i64 %tmp46
; CHECK-LABEL: @test37( ; CHECK-LABEL: @test37(
; CHECK: %tmp23 = shl nuw nsw i128 %tmp22, 32 ; CHECK: %tmp23 = shl nuw nsw i128 %tmp22, 32
; CHECK: %ins = or i128 %tmp23, %A ; CHECK: %ins = or i128 %tmp23, %A