6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-02 07:11:49 +00:00
Code Issues Projects Releases Wiki Activity

Add live-ins to MachineBasicBlock.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@34111 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-02-10 02:38:19 +00:00
parent 15699fc5ed
commit 13d8285678
2 changed files with 44 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
include/llvm/CodeGen/MachineBasicBlock.h
View File

@ -63,11 +63,18 @@ public:
Instructions Insts;
MachineBasicBlock *Prev, *Next;
const BasicBlock *BB;
std::vector<MachineBasicBlock *> Predecessors;
std::vector<MachineBasicBlock *> Successors;
int Number;
MachineFunction *Parent;
/// Predecessors/Successors - Keep track of the predecessor / successor
/// basicblocks.
std::vector<MachineBasicBlock *> Predecessors;
std::vector<MachineBasicBlock *> Successors;
/// LiveIns - Keep track of the physical registers that are livein of
/// the basicblock.
std::vector<unsigned> LiveIns;
public:
MachineBasicBlock(const BasicBlock *bb = 0) : Prev(0), Next(0), BB(bb),
Number(-1), Parent(0) {
@ -125,6 +132,19 @@ public:
unsigned succ_size() const { return Successors.size(); }
bool succ_empty() const { return Successors.empty(); }
// LiveIn management methods.
/// addLiveIn - Add the specified register as a live in. Note that it
/// is an error to add the same register to the same set more than once.
void addLiveIn(unsigned Reg) { LiveIns.push_back(Reg); }
// Iteration support for live in sets. These sets are kept in sorted
// order by their register number.
typedef std::vector<unsigned>::const_iterator livein_iterator;
livein_iterator livein_begin() const { return LiveIns.begin(); }
livein_iterator livein_end() const { return LiveIns.end(); }
bool livein_empty() const { return LiveIns.empty(); }
// Code Layout methods.
/// moveBefore/moveAfter - move 'this' block before or after the specified

23
lib/CodeGen/MachineBasicBlock.cpp
View File

@ -15,6 +15,7 @@
#include "llvm/BasicBlock.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/Target/MRegisterInfo.h"
#include "llvm/Target/TargetData.h"
#include "llvm/Target/TargetInstrInfo.h"
#include "llvm/Target/TargetMachine.h"
@ -89,8 +90,20 @@ void MachineBasicBlock::dump() const {
print(*cerr.stream());
}
static inline void OutputReg(std::ostream &os, unsigned RegNo,
const MRegisterInfo *MRI = 0) {
if (!RegNo || MRegisterInfo::isPhysicalRegister(RegNo)) {
if (MRI)
os << " %" << MRI->get(RegNo).Name;
else
os << " %mreg(" << RegNo << ")";
} else
os << " %reg" << RegNo;
}
void MachineBasicBlock::print(std::ostream &OS) const {
if(!getParent()) {
const MachineFunction *MF = getParent();
if(!MF) {
OS << "Can't print out MachineBasicBlock because parent MachineFunction"
<< " is null\n";
return;
@ -101,6 +114,14 @@ void MachineBasicBlock::print(std::ostream &OS) const {
if (LBB) OS << LBB->getName();
OS << " (" << (const void*)this
<< ", LLVM BB @" << (const void*) LBB << ", ID#" << getNumber()<< "):\n";
const MRegisterInfo *MRI = MF->getTarget().getRegisterInfo();
if (livein_begin() != livein_end()) {
OS << "Live Ins:";
for (livein_iterator I = livein_begin(), E = livein_end(); I != E; ++I)
OutputReg(OS, *I, MRI);
OS << "\n";
}
// Print the preds of this block according to the CFG.
if (!pred_empty()) {
OS << " Predecessors according to CFG:";