6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-19 04:32:19 +00:00
Code Issues Projects Releases Wiki Activity

Revert accidental checkin.

Browse Source 
My last checkin was apparently not the branch I intended. It was missing one change (added by chandlerc), and contained a spurious change.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159548 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Trick 2012-07-02 19:12:29 +00:00
parent 1de43ede89
commit 14ccc7b963
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/ARM/ARMBaseInstrInfo.cpp
View File

@ -3057,10 +3057,9 @@ unsigned ARMBaseInstrInfo::getInstrLatency(const InstrItineraryData *ItinData,
unsigned Class = MCID.getSchedClass(); unsigned Class = MCID.getSchedClass();
// For instructions with variable uops, use uops as latency. // For instructions with variable uops, use uops as latency.
if (!ItinData->isEmpty() && ItinData->getNumMicroOps(Class) < 0) { if (!ItinData->isEmpty() && ItinData->getNumMicroOps(Class) < 0)
dbgs() << "UOPS " << getNumMicroOps(ItinData, MI) << " " << *MI << '\n';
return getNumMicroOps(ItinData, MI); return getNumMicroOps(ItinData, MI);
}
// For the common case, fall back on the itinerary's latency. // For the common case, fall back on the itinerary's latency.
unsigned Latency = ItinData->getStageLatency(Class); unsigned Latency = ItinData->getStageLatency(Class);