6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-12 23:37:33 +00:00
Code Issues Projects Releases Wiki Activity

[XCore] Add intrinsic for CLRPT (clear port time) instruction.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202172 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Osborne 2014-02-25 17:31:15 +00:00
parent fb2f73acb9
commit 150f810744
3 changed files with 12 additions and 1 deletions
include/llvm/IR
IntrinsicsXCore.td
lib/Target/XCore
XCoreInstrInfo.td
test/CodeGen/XCore
resources.ll

2
include/llvm/IR/IntrinsicsXCore.td

@ -67,6 +67,8 @@ let TargetPrefix = "xcore" in { // All intrinsics start with "llvm.xcore.".
[NoCapture<0>]>;
def int_xcore_setpt : Intrinsic<[],[llvm_anyptr_ty, llvm_i32_ty],
[NoCapture<0>]>;
def int_xcore_clrpt : Intrinsic<[],[llvm_anyptr_ty],
[NoCapture<0>]>;
def int_xcore_getts : Intrinsic<[llvm_i32_ty],[llvm_anyptr_ty],
[NoCapture<0>]>;
def int_xcore_syncr : Intrinsic<[],[llvm_anyptr_ty],

3
lib/Target/XCore/XCoreInstrInfo.td

@ -1028,7 +1028,8 @@ def WAITET_1R : _F1R<0b000010, (outs), (ins GRRegs:$a), "waitet $a", []>;
def TSTART_1R : _F1R<0b000110, (outs), (ins GRRegs:$a), "start t[$a]", []>;
def CLRPT_1R : _F1R<0b100000, (outs), (ins GRRegs:$a), "clrpt res[$a]", []>;
def CLRPT_1R : _F1R<0b100000, (outs), (ins GRRegs:$a), "clrpt res[$a]",
[(int_xcore_clrpt GRRegs:$a)]>;
// Zero operand short

8
test/CodeGen/XCore/resources.ll

@ -15,6 +15,7 @@ declare void @llvm.xcore.setd.p1i8(i8 addrspace(1)* %r, i32 %value)
declare void @llvm.xcore.setc.p1i8(i8 addrspace(1)* %r, i32 %value)
declare i32 @llvm.xcore.inshr.p1i8(i8 addrspace(1)* %r, i32 %value)
declare i32 @llvm.xcore.outshr.p1i8(i8 addrspace(1)* %r, i32 %value)
declare void @llvm.xcore.clrpt.p1i8(i8 addrspace(1)* %r)
declare void @llvm.xcore.setpt.p1i8(i8 addrspace(1)* %r, i32 %value)
declare i32 @llvm.xcore.getts.p1i8(i8 addrspace(1)* %r)
declare void @llvm.xcore.syncr.p1i8(i8 addrspace(1)* %r)
@ -141,6 +142,13 @@ define i32 @outshr(i32 %value, i8 addrspace(1)* %r) {
ret i32 %result
}
define void @clrpt(i8 addrspace(1)* %r) {
; CHECK-LABEL: clrpt:
; CHECK: clrpt res[r0]
call void @llvm.xcore.clrpt.p1i8(i8 addrspace(1)* %r)
ret void
}
define void @setpt(i8 addrspace(1)* %r, i32 %value) {
; CHECK-LABEL: setpt:
; CHECK: setpt res[r0], r1