6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-20 14:29:27 +00:00
Code Issues Projects Releases Wiki Activity

Rename some variables to avoid confusion with SelectionDAGISel::BB.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@34110 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-02-10 01:08:18 +00:00
parent e03cff6812
commit 15699fc5ed
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -3822,9 +3822,9 @@ bool SelectionDAGISel::runOnFunction(Function &Fn) {
bool MadeChange = true; bool MadeChange = true;
while (MadeChange) { while (MadeChange) {
MadeChange = false; MadeChange = false;
for (Function::iterator BB = Fn.begin(), E = Fn.end(); BB != E; ++BB) { for (Function::iterator FNI = Fn.begin(), E = Fn.end(); FNI != E; ++FNI) {
// Split all critical edges where the dest block has a PHI. // Split all critical edges where the dest block has a PHI.
TerminatorInst *BBTI = BB->getTerminator(); TerminatorInst *BBTI = FNI->getTerminator();
if (BBTI->getNumSuccessors() > 1) { if (BBTI->getNumSuccessors() > 1) {
for (unsigned i = 0, e = BBTI->getNumSuccessors(); i != e; ++i) for (unsigned i = 0, e = BBTI->getNumSuccessors(); i != e; ++i)
if (isa<PHINode>(BBTI->getSuccessor(i)->begin()) && if (isa<PHINode>(BBTI->getSuccessor(i)->begin()) &&
@ -3833,7 +3833,7 @@ bool SelectionDAGISel::runOnFunction(Function &Fn) {
} }
for (BasicBlock::iterator BBI = BB->begin(), E = BB->end(); BBI != E; ) { for (BasicBlock::iterator BBI = FNI->begin(), E = FNI->end(); BBI != E; ) {
Instruction *I = BBI++; Instruction *I = BBI++;
if (CallInst *CI = dyn_cast<CallInst>(I)) { if (CallInst *CI = dyn_cast<CallInst>(I)) {
@ -3843,7 +3843,7 @@ bool SelectionDAGISel::runOnFunction(Function &Fn) {
if (const TargetAsmInfo *TAI = if (const TargetAsmInfo *TAI =
TLI.getTargetMachine().getTargetAsmInfo()) { TLI.getTargetMachine().getTargetAsmInfo()) {
if (TAI->ExpandInlineAsm(CI)) if (TAI->ExpandInlineAsm(CI))
BBI = BB->begin(); BBI = FNI->begin();
} }
} else if (GetElementPtrInst *GEPI = dyn_cast<GetElementPtrInst>(I)) { } else if (GetElementPtrInst *GEPI = dyn_cast<GetElementPtrInst>(I)) {
MadeChange |= OptimizeGEPExpression(GEPI, TLI.getTargetData()); MadeChange |= OptimizeGEPExpression(GEPI, TLI.getTargetData());
@ -3975,10 +3975,10 @@ SDOperand SelectionDAGLowering::CopyValueToVirtualRegister(Value *V,
} }
void SelectionDAGISel:: void SelectionDAGISel::
LowerArguments(BasicBlock *BB, SelectionDAGLowering &SDL, LowerArguments(BasicBlock *LLVMBB, SelectionDAGLowering &SDL,
std::vector<SDOperand> &UnorderedChains) { std::vector<SDOperand> &UnorderedChains) {
// If this is the entry block, emit arguments. // If this is the entry block, emit arguments.
Function &F = *BB->getParent(); Function &F = *LLVMBB->getParent();
FunctionLoweringInfo &FuncInfo = SDL.FuncInfo; FunctionLoweringInfo &FuncInfo = SDL.FuncInfo;
SDOperand OldRoot = SDL.DAG.getRoot(); SDOperand OldRoot = SDL.DAG.getRoot();
std::vector<SDOperand> Args = TLI.LowerArguments(F, SDL.DAG); std::vector<SDOperand> Args = TLI.LowerArguments(F, SDL.DAG);