6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Handle undef operands properly.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@92054 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen
2009-12-23 21:28:42 +00:00
parent 6528966eae
commit 158a2263bd
1 changed files with 8 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/ARM/ARMLoadStoreOptimizer.cpp
View File

@@ -316,13 +316,17 @@ ARMLoadStoreOpt::MergeLDR_STR(MachineBasicBlock &MBB, unsigned SIndex,
unsigned insertAfter = SIndex; unsigned insertAfter = SIndex;
MachineBasicBlock::iterator Loc = MemOps[SIndex].MBBI; MachineBasicBlock::iterator Loc = MemOps[SIndex].MBBI;
DebugLoc dl = Loc->getDebugLoc(); DebugLoc dl = Loc->getDebugLoc();
unsigned PReg = Loc->getOperand(0).getReg(); const MachineOperand &PMO = Loc->getOperand(0);
unsigned PRegNum = ARMRegisterInfo::getRegisterNumbering(PReg); unsigned PReg = PMO.getReg();
unsigned PRegNum = PMO.isUndef() ? UINT_MAX
: ARMRegisterInfo::getRegisterNumbering(PReg);
for (unsigned i = SIndex+1, e = MemOps.size(); i != e; ++i) { for (unsigned i = SIndex+1, e = MemOps.size(); i != e; ++i) {
int NewOffset = MemOps[i].Offset; int NewOffset = MemOps[i].Offset;
unsigned Reg = MemOps[i].MBBI->getOperand(0).getReg(); const MachineOperand &MO = MemOps[i].MBBI->getOperand(0);
unsigned RegNum = ARMRegisterInfo::getRegisterNumbering(Reg); unsigned Reg = MO.getReg();
unsigned RegNum = MO.isUndef() ? UINT_MAX
: ARMRegisterInfo::getRegisterNumbering(Reg);
// AM4 - register numbers in ascending order. // AM4 - register numbers in ascending order.
// AM5 - consecutive register numbers in ascending order. // AM5 - consecutive register numbers in ascending order.
if (NewOffset == Offset + (int)Size && if (NewOffset == Offset + (int)Size &&