6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-14 09:38:40 +00:00
Code Issues Projects Releases Wiki Activity

Add support for instruction enum emission

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7516 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2003-08-03 17:24:20 +00:00
parent 33ccf7edff
commit 169e66bfc2
2 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
support/tools/TableGen/TableGen.cpp
View File

@ -14,6 +14,7 @@
#include "Support/FileUtilities.h" #include "Support/FileUtilities.h"
#include "CodeEmitterGen.h" #include "CodeEmitterGen.h"
#include "RegisterInfoEmitter.h" #include "RegisterInfoEmitter.h"
#include "InstrInfoEmitter.h"
#include <algorithm> #include <algorithm>
#include <fstream> #include <fstream>
@ -21,6 +22,7 @@ enum ActionType {
PrintRecords, PrintRecords,
GenEmitter, GenEmitter,
GenRegisterEnums, GenRegister, GenRegisterHeader, GenRegisterEnums, GenRegister, GenRegisterHeader,
GenInstrEnums,
PrintEnums, PrintEnums,
Parse, Parse,
}; };
@ -38,6 +40,8 @@ namespace {
"Generate a register info description"), "Generate a register info description"),
clEnumValN(GenRegisterHeader, "gen-register-desc-header", clEnumValN(GenRegisterHeader, "gen-register-desc-header",
"Generate a register info description header"), "Generate a register info description header"),
clEnumValN(GenInstrEnums, "gen-instr-enums",
"Generate enum values for instructions"),
clEnumValN(PrintEnums, "print-enums", clEnumValN(PrintEnums, "print-enums",
"Print enum values for a class"), "Print enum values for a class"),
clEnumValN(Parse, "parse", clEnumValN(Parse, "parse",
@ -417,6 +421,7 @@ int main(int argc, char **argv) {
case GenEmitter: case GenEmitter:
CodeEmitterGen(Records).run(*Out); CodeEmitterGen(Records).run(*Out);
break; break;
case GenRegisterEnums: case GenRegisterEnums:
RegisterInfoEmitter(Records).runEnums(*Out); RegisterInfoEmitter(Records).runEnums(*Out);
break; break;
@ -426,6 +431,11 @@ int main(int argc, char **argv) {
case GenRegisterHeader: case GenRegisterHeader:
RegisterInfoEmitter(Records).runHeader(*Out); RegisterInfoEmitter(Records).runHeader(*Out);
break; break;
case GenInstrEnums:
InstrInfoEmitter(Records).runEnums(*Out);
break;
case PrintEnums: case PrintEnums:
std::vector<Record*> Recs = Records.getAllDerivedDefinitions(Class); std::vector<Record*> Recs = Records.getAllDerivedDefinitions(Class);
for (unsigned i = 0, e = Recs.size(); i != e; ++i) for (unsigned i = 0, e = Recs.size(); i != e; ++i)

10
utils/TableGen/TableGen.cpp
View File

@ -14,6 +14,7 @@
#include "Support/FileUtilities.h" #include "Support/FileUtilities.h"
#include "CodeEmitterGen.h" #include "CodeEmitterGen.h"
#include "RegisterInfoEmitter.h" #include "RegisterInfoEmitter.h"
#include "InstrInfoEmitter.h"
#include <algorithm> #include <algorithm>
#include <fstream> #include <fstream>
@ -21,6 +22,7 @@ enum ActionType {
PrintRecords, PrintRecords,
GenEmitter, GenEmitter,
GenRegisterEnums, GenRegister, GenRegisterHeader, GenRegisterEnums, GenRegister, GenRegisterHeader,
GenInstrEnums,
PrintEnums, PrintEnums,
Parse, Parse,
}; };
@ -38,6 +40,8 @@ namespace {
"Generate a register info description"), "Generate a register info description"),
clEnumValN(GenRegisterHeader, "gen-register-desc-header", clEnumValN(GenRegisterHeader, "gen-register-desc-header",
"Generate a register info description header"), "Generate a register info description header"),
clEnumValN(GenInstrEnums, "gen-instr-enums",
"Generate enum values for instructions"),
clEnumValN(PrintEnums, "print-enums", clEnumValN(PrintEnums, "print-enums",
"Print enum values for a class"), "Print enum values for a class"),
clEnumValN(Parse, "parse", clEnumValN(Parse, "parse",
@ -417,6 +421,7 @@ int main(int argc, char **argv) {
case GenEmitter: case GenEmitter:
CodeEmitterGen(Records).run(*Out); CodeEmitterGen(Records).run(*Out);
break; break;
case GenRegisterEnums: case GenRegisterEnums:
RegisterInfoEmitter(Records).runEnums(*Out); RegisterInfoEmitter(Records).runEnums(*Out);
break; break;
@ -426,6 +431,11 @@ int main(int argc, char **argv) {
case GenRegisterHeader: case GenRegisterHeader:
RegisterInfoEmitter(Records).runHeader(*Out); RegisterInfoEmitter(Records).runHeader(*Out);
break; break;
case GenInstrEnums:
InstrInfoEmitter(Records).runEnums(*Out);
break;
case PrintEnums: case PrintEnums:
std::vector<Record*> Recs = Records.getAllDerivedDefinitions(Class); std::vector<Record*> Recs = Records.getAllDerivedDefinitions(Class);
for (unsigned i = 0, e = Recs.size(); i != e; ++i) for (unsigned i = 0, e = Recs.size(); i != e; ++i)