6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-18 14:31:27 +00:00
Code Issues Projects Releases Wiki Activity

Remember to fill in some operands so we can print _something_ coherent even when decoding the CPS instruction soft-fails.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137997 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson 2011-08-18 22:15:25 +00:00
parent 14090bf263
commit 1dd56f05e1
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/ARM/Disassembler/ARMDisassembler.cpp
View File

@ -1340,9 +1340,12 @@ static DecodeStatus DecodeCPSInstruction(llvm::MCInst &Inst, unsigned Insn,
Inst.setOpcode(ARM::CPS1p); Inst.setOpcode(ARM::CPS1p);
Inst.addOperand(MCOperand::CreateImm(mode)); Inst.addOperand(MCOperand::CreateImm(mode));
if (iflags) CHECK(S, Unpredictable); if (iflags) CHECK(S, Unpredictable);
} else } else {
// imod == '00' && M == '0' --> UNPREDICTABLE // imod == '00' && M == '0' --> UNPREDICTABLE
Inst.setOpcode(ARM::CPS1p);
Inst.addOperand(MCOperand::CreateImm(mode));
CHECK(S, Unpredictable); CHECK(S, Unpredictable);
}
return S; return S;
} }