6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-22 13:29:44 +00:00
Code Issues Projects Releases Wiki Activity

Use X86ISD::MOVSS and MOVSD to represent the movl mask pattern, also fix the handling of those nodes when seeking for scalars inside vector shuffles

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@112570 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes 2010-08-31 02:26:40 +00:00
parent dc90804a40
commit 20a07f422d
1 changed files with 14 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
lib/Target/X86/X86ISelLowering.cpp
View File

@ -3656,11 +3656,13 @@ SDValue getShuffleScalarElt(SDNode *N, int Index, SelectionDAG &DAG) {
if (isTargetShuffle(Opcode)) { if (isTargetShuffle(Opcode)) {
switch(Opcode) { switch(Opcode) {
case X86ISD::MOVSS: case X86ISD::MOVSS:
case X86ISD::MOVSD: case X86ISD::MOVSD: {
// Only care about the second operand, which can contain // The index 0 always comes from the first element of the second source,
// a scalar_to_vector which we are looking for. // this is why MOVSS and MOVSD are used in the first place. The other
return getShuffleScalarElt(V.getOperand(1).getNode(), // elements come from the other positions of the first source vector.
0 /* Index */, DAG); unsigned OpNum = (Index == 0) ? 1 : 0;
return getShuffleScalarElt(V.getOperand(OpNum).getNode(), Index, DAG);
}
default: default:
assert("not implemented for target shuffle node"); assert("not implemented for target shuffle node");
return SDValue(); return SDValue();
@ -5098,8 +5100,13 @@ X86TargetLowering::LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) const {
return V2; return V2;
if (ISD::isBuildVectorAllZeros(V1.getNode())) if (ISD::isBuildVectorAllZeros(V1.getNode()))
return getVZextMovL(VT, VT, V2, DAG, Subtarget, dl); return getVZextMovL(VT, VT, V2, DAG, Subtarget, dl);
if (!isMMX) if (!isMMX && !X86::isMOVLPMask(SVOp)) {
return Op; if (HasSSE2 && (VT == MVT::v2i64 || VT == MVT::v2f64))
return getTargetShuffleNode(X86ISD::MOVSD, dl, VT, V1, V2, DAG);
if (VT == MVT::v4i32 || VT == MVT::v4f32)
return getTargetShuffleNode(X86ISD::MOVSS, dl, VT, V1, V2, DAG);
}
} }
// FIXME: fold these into legal mask. // FIXME: fold these into legal mask.