6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-05 17:39:16 +00:00
Code Issues Projects Releases Wiki Activity

now that tblgen is smarter, this pattern is not needed. Also, tblgen

Browse Source 
now inverts commuted versions of ANDC/ORC with the current .td file.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23527 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-09-29 19:29:15 +00:00
parent e46e17b7fb
commit 221e53caea
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/PowerPC/PPCInstrInfo.td
View File

@ -802,11 +802,9 @@ def NOT : Pat<(not GPRC:$in),
(NOR GPRC:$in, GPRC:$in)>;
// EQV patterns
// FIXME: This should be autogenerated from the above due to xor association.
def EQV1 : Pat<(xor (not GPRC:$in1), GPRC:$in2),
(EQV GPRC:$in1, GPRC:$in2)>;
// FIXME: This should be autogenerated from the above due to xor commutativity.
def EQV2 : Pat<(xor GPRC:$in1, (not GPRC:$in2)),
(EQV GPRC:$in1, GPRC:$in2)>;
// ADD an arbitrary immediate.
def : Pat<(add GPRC:$in, imm:$imm),