6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-19 04:32:19 +00:00
Code Issues Projects Releases Wiki Activity

Use an existing function.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141763 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2011-10-12 01:24:51 +00:00
parent 41f9a430cb
commit 22e8a366ad
1 changed files with 2 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/CodeGen/SelectionDAG/TargetLowering.cpp
View File

@ -2760,16 +2760,8 @@ getRegForInlineAsmConstraint(const std::string &Constraint,
// If none of the value types for this register class are valid, we // If none of the value types for this register class are valid, we
// can't use it. For example, 64-bit reg classes on 32-bit targets. // can't use it. For example, 64-bit reg classes on 32-bit targets.
bool isLegal = false; if (!isLegalRC(RC))
for (TargetRegisterClass::vt_iterator I = RC->vt_begin(), E = RC->vt_end(); continue;
I != E; ++I) {
if (isTypeLegal(*I)) {
isLegal = true;
break;
}
}
if (!isLegal) continue;
for (TargetRegisterClass::iterator I = RC->begin(), E = RC->end(); for (TargetRegisterClass::iterator I = RC->begin(), E = RC->end();
I != E; ++I) { I != E; ++I) {