mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-26 10:29:36 +00:00
Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.inc
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134024 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
parent
e837dead3c
commit
22fee2dff4
@ -1720,35 +1720,15 @@ TDFiles := $(strip $(wildcard $(PROJ_SRC_DIR)/*.td) \
|
||||
# All of these files depend on tblgen and the .td files.
|
||||
$(INCTMPFiles) : $(TBLGEN) $(TDFiles)
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenRegisterNames.inc.tmp): \
|
||||
$(ObjDir)/%GenRegisterNames.inc.tmp : %.td $(ObjDir)/.dir
|
||||
$(Echo) "Building $(<F) register names with tblgen"
|
||||
$(Verb) $(TableGen) -gen-register-enums -o $(call SYSPATH, $@) $<
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenRegisterDesc.inc.tmp): \
|
||||
$(ObjDir)/%GenRegisterDesc.inc.tmp : %.td $(ObjDir)/.dir
|
||||
$(Echo) "Building $(<F) register descriptions with tblgen"
|
||||
$(Verb) $(TableGen) -gen-register-desc -o $(call SYSPATH, $@) $<
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenRegisterInfo.h.inc.tmp): \
|
||||
$(ObjDir)/%GenRegisterInfo.h.inc.tmp : %.td $(ObjDir)/.dir
|
||||
$(Echo) "Building $(<F) register information header with tblgen"
|
||||
$(Verb) $(TableGen) -gen-register-info-header -o $(call SYSPATH, $@) $<
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenRegisterInfo.inc.tmp): \
|
||||
$(ObjDir)/%GenRegisterInfo.inc.tmp : %.td $(ObjDir)/.dir
|
||||
$(Echo) "Building $(<F) register info implementation with tblgen"
|
||||
$(Verb) $(TableGen) -gen-register-info -o $(call SYSPATH, $@) $<
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenInstrNames.inc.tmp): \
|
||||
$(ObjDir)/%GenInstrNames.inc.tmp : %.td $(ObjDir)/.dir
|
||||
$(Echo) "Building $(<F) instruction names with tblgen"
|
||||
$(Verb) $(TableGen) -gen-instr-enums -o $(call SYSPATH, $@) $<
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenInstrInfo.inc.tmp): \
|
||||
$(ObjDir)/%GenInstrInfo.inc.tmp : %.td $(ObjDir)/.dir
|
||||
$(Echo) "Building $(<F) instruction information with tblgen"
|
||||
$(Verb) $(TableGen) -gen-instr-desc -o $(call SYSPATH, $@) $<
|
||||
$(Verb) $(TableGen) -gen-instr-info -o $(call SYSPATH, $@) $<
|
||||
|
||||
$(TARGET:%=$(ObjDir)/%GenAsmWriter.inc.tmp): \
|
||||
$(ObjDir)/%GenAsmWriter.inc.tmp : %.td $(ObjDir)/.dir
|
||||
|
||||
@ -7,7 +7,7 @@
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
//
|
||||
// This file defines the McOperandInfo and McInstrDesc classes, which
|
||||
// This file defines the MCOperandInfo and MCInstrDesc classes, which
|
||||
// are used to describe target instructions and their operands.
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
@ -30,7 +30,8 @@
|
||||
|
||||
// Defines symbolic names for the ARM instructions.
|
||||
//
|
||||
#include "ARMGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
|
||||
namespace llvm {
|
||||
|
||||
|
||||
@ -18,7 +18,6 @@
|
||||
#include "ARMHazardRecognizer.h"
|
||||
#include "ARMMachineFunctionInfo.h"
|
||||
#include "ARMRegisterInfo.h"
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
#include "llvm/Constants.h"
|
||||
#include "llvm/Function.h"
|
||||
#include "llvm/GlobalValue.h"
|
||||
@ -35,6 +34,10 @@
|
||||
#include "llvm/Support/Debug.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
static cl::opt<bool>
|
||||
|
||||
@ -14,7 +14,6 @@
|
||||
#include "ARMInstrInfo.h"
|
||||
#include "ARM.h"
|
||||
#include "ARMAddressingModes.h"
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
#include "ARMMachineFunctionInfo.h"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
#include "llvm/CodeGen/LiveVariables.h"
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS ARM.td)
|
||||
|
||||
tablegen(ARMGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(ARMGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(ARMGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(ARMGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(ARMGenCodeEmitter.inc -gen-emitter)
|
||||
tablegen(ARMGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
||||
tablegen(ARMGenAsmWriter.inc -gen-asm-writer)
|
||||
|
||||
@ -71,6 +71,7 @@
|
||||
/// { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0 }
|
||||
///
|
||||
/// And this maps to one MCOperand with the regsiter kind of ARM::CPSR.
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
@ -12,8 +12,7 @@ LIBRARYNAME = LLVMARMCodeGen
|
||||
TARGET = ARM
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = ARMGenRegisterInfo.inc \
|
||||
ARMGenInstrNames.inc ARMGenInstrInfo.inc \
|
||||
BUILT_SOURCES = ARMGenRegisterInfo.inc ARMGenInstrInfo.inc \
|
||||
ARMGenAsmWriter.inc ARMGenAsmMatcher.inc \
|
||||
ARMGenDAGISel.inc ARMGenSubtarget.inc \
|
||||
ARMGenCodeEmitter.inc ARMGenCallingConv.inc \
|
||||
|
||||
@ -13,7 +13,6 @@
|
||||
|
||||
#include "Thumb1InstrInfo.h"
|
||||
#include "ARM.h"
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
#include "ARMMachineFunctionInfo.h"
|
||||
#include "llvm/CodeGen/MachineFrameInfo.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
|
||||
@ -15,7 +15,6 @@
|
||||
#include "ARM.h"
|
||||
#include "ARMConstantPoolValue.h"
|
||||
#include "ARMAddressingModes.h"
|
||||
#include "ARMGenInstrInfo.inc"
|
||||
#include "ARMMachineFunctionInfo.h"
|
||||
#include "Thumb2InstrInfo.h"
|
||||
#include "llvm/CodeGen/MachineFrameInfo.h"
|
||||
|
||||
@ -50,6 +50,7 @@ namespace llvm {
|
||||
|
||||
// Defines symbolic names for the Alpha instructions.
|
||||
//
|
||||
#include "AlphaGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "AlphaGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -14,12 +14,14 @@
|
||||
#include "Alpha.h"
|
||||
#include "AlphaInstrInfo.h"
|
||||
#include "AlphaMachineFunctionInfo.h"
|
||||
#include "AlphaGenInstrInfo.inc"
|
||||
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
#include "llvm/ADT/SmallVector.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "AlphaGenInstrInfo.inc"
|
||||
using namespace llvm;
|
||||
|
||||
AlphaInstrInfo::AlphaInstrInfo()
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS Alpha.td)
|
||||
|
||||
tablegen(AlphaGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(AlphaGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(AlphaGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(AlphaGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(AlphaGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(AlphaGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(AlphaGenCallingConv.inc -gen-callingconv)
|
||||
|
||||
@ -12,8 +12,7 @@ LIBRARYNAME = LLVMAlphaCodeGen
|
||||
TARGET = Alpha
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = AlphaGenRegisterInfo.inc \
|
||||
AlphaGenInstrNames.inc AlphaGenInstrInfo.inc \
|
||||
BUILT_SOURCES = AlphaGenRegisterInfo.inc AlphaGenInstrInfo.inc \
|
||||
AlphaGenAsmWriter.inc AlphaGenDAGISel.inc \
|
||||
AlphaGenCallingConv.inc AlphaGenSubtarget.inc
|
||||
|
||||
|
||||
@ -34,6 +34,7 @@ namespace llvm {
|
||||
#include "BlackfinGenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the Blackfin instructions.
|
||||
#include "BlackfinGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "BlackfinGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -19,6 +19,8 @@
|
||||
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "BlackfinGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS Blackfin.td)
|
||||
|
||||
tablegen(BlackfinGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(BlackfinGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(BlackfinGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(BlackfinGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(BlackfinGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(BlackfinGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(BlackfinGenSubtarget.inc -gen-subtarget)
|
||||
|
||||
@ -12,8 +12,8 @@ LIBRARYNAME = LLVMBlackfinCodeGen
|
||||
TARGET = Blackfin
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = BlackfinGenRegisterInfo.inc BlackfinGenInstrNames.inc \
|
||||
BlackfinGenInstrInfo.inc BlackfinGenAsmWriter.inc \
|
||||
BUILT_SOURCES = BlackfinGenRegisterInfo.inc BlackfinGenInstrInfo.inc \
|
||||
BlackfinGenAsmWriter.inc \
|
||||
BlackfinGenDAGISel.inc BlackfinGenSubtarget.inc \
|
||||
BlackfinGenCallingConv.inc BlackfinGenIntrinsics.inc
|
||||
|
||||
|
||||
@ -1,10 +1,9 @@
|
||||
set(LLVM_TARGET_DEFINITIONS SPU.td)
|
||||
|
||||
tablegen(SPUGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(SPUGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(SPUGenCodeEmitter.inc -gen-emitter)
|
||||
tablegen(SPUGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(SPUGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(SPUGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(SPUGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(SPUGenSubtarget.inc -gen-subtarget)
|
||||
tablegen(SPUGenCallingConv.inc -gen-callingconv)
|
||||
|
||||
@ -10,9 +10,9 @@
|
||||
LEVEL = ../../..
|
||||
LIBRARYNAME = LLVMCellSPUCodeGen
|
||||
TARGET = SPU
|
||||
BUILT_SOURCES = SPUGenInstrNames.inc SPUGenRegisterInfo.inc \
|
||||
BUILT_SOURCES = SPUGenInstrInfo.inc SPUGenRegisterInfo.inc \
|
||||
SPUGenAsmWriter.inc SPUGenCodeEmitter.inc \
|
||||
SPUGenInstrInfo.inc SPUGenDAGISel.inc \
|
||||
SPUGenDAGISel.inc \
|
||||
SPUGenSubtarget.inc SPUGenCallingConv.inc
|
||||
|
||||
DIRS = TargetInfo
|
||||
|
||||
@ -30,6 +30,7 @@ namespace llvm {
|
||||
|
||||
// Defines symbolic names for the SPU instructions.
|
||||
//
|
||||
#include "SPUGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "SPUGenInstrInfo.inc"
|
||||
|
||||
#endif /* LLVM_TARGET_IBMCELLSPU_H */
|
||||
|
||||
@ -15,7 +15,6 @@
|
||||
#include "SPUInstrInfo.h"
|
||||
#include "SPUInstrBuilder.h"
|
||||
#include "SPUTargetMachine.h"
|
||||
#include "SPUGenInstrInfo.inc"
|
||||
#include "SPUHazardRecognizers.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/Support/Debug.h"
|
||||
@ -23,6 +22,9 @@
|
||||
#include "llvm/Support/raw_ostream.h"
|
||||
#include "llvm/MC/MCContext.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "SPUGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
namespace {
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS MBlaze.td)
|
||||
|
||||
tablegen(MBlazeGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(MBlazeGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(MBlazeGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(MBlazeGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(MBlazeGenCodeEmitter.inc -gen-emitter)
|
||||
tablegen(MBlazeGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(MBlazeGenAsmMatcher.inc -gen-asm-matcher)
|
||||
|
||||
@ -27,6 +27,7 @@
|
||||
|
||||
// #include "MBlazeGenDecoderTables.inc"
|
||||
// #include "MBlazeGenRegisterNames.inc"
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "MBlazeGenInstrInfo.inc"
|
||||
#include "MBlazeGenEDInfo.inc"
|
||||
|
||||
|
||||
@ -43,6 +43,7 @@ namespace llvm {
|
||||
#include "MBlazeGenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the MBlaze instructions.
|
||||
#include "MBlazeGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "MBlazeGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -20,6 +20,8 @@
|
||||
#include "llvm/CodeGen/ScoreboardHazardRecognizer.h"
|
||||
#include "llvm/Support/CommandLine.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "MBlazeGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
@ -11,8 +11,8 @@ LIBRARYNAME = LLVMMBlazeCodeGen
|
||||
TARGET = MBlaze
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = MBlazeGenRegisterInfo.inc MBlazeGenInstrNames.inc \
|
||||
MBlazeGenInstrInfo.inc MBlazeGenAsmWriter.inc \
|
||||
BUILT_SOURCES = MBlazeGenRegisterInfo.inc MBlazeGenInstrInfo.inc \
|
||||
MBlazeGenAsmWriter.inc \
|
||||
MBlazeGenDAGISel.inc MBlazeGenAsmMatcher.inc \
|
||||
MBlazeGenCodeEmitter.inc MBlazeGenCallingConv.inc \
|
||||
MBlazeGenSubtarget.inc MBlazeGenIntrinsics.inc \
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS MSP430.td)
|
||||
|
||||
tablegen(MSP430GenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(MSP430GenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(MSP430GenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(MSP430GenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(MSP430GenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(MSP430GenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(MSP430GenCallingConv.inc -gen-callingconv)
|
||||
|
||||
@ -51,6 +51,7 @@ namespace llvm {
|
||||
#include "MSP430GenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the MSP430 instructions.
|
||||
#include "MSP430GenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "MSP430GenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -15,7 +15,6 @@
|
||||
#include "MSP430InstrInfo.h"
|
||||
#include "MSP430MachineFunctionInfo.h"
|
||||
#include "MSP430TargetMachine.h"
|
||||
#include "MSP430GenInstrInfo.inc"
|
||||
#include "llvm/Function.h"
|
||||
#include "llvm/CodeGen/MachineFrameInfo.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
@ -23,6 +22,9 @@
|
||||
#include "llvm/CodeGen/PseudoSourceValue.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "MSP430GenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
MSP430InstrInfo::MSP430InstrInfo(MSP430TargetMachine &tm)
|
||||
|
||||
@ -12,8 +12,8 @@ LIBRARYNAME = LLVMMSP430CodeGen
|
||||
TARGET = MSP430
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = MSP430GenRegisterInfo.inc MSP430GenInstrNames.inc \
|
||||
MSP430GenInstrInfo.inc MSP430GenAsmWriter.inc \
|
||||
BUILT_SOURCES = MSP430GenRegisterInfo.inc MSP430GenInstrInfo.inc \
|
||||
MSP430GenAsmWriter.inc \
|
||||
MSP430GenDAGISel.inc MSP430GenCallingConv.inc \
|
||||
MSP430GenSubtarget.inc
|
||||
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS Mips.td)
|
||||
|
||||
tablegen(MipsGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(MipsGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(MipsGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(MipsGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(MipsGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(MipsGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(MipsGenCallingConv.inc -gen-callingconv)
|
||||
|
||||
@ -12,8 +12,8 @@ LIBRARYNAME = LLVMMipsCodeGen
|
||||
TARGET = Mips
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = MipsGenRegisterInfo.inc MipsGenInstrNames.inc \
|
||||
MipsGenInstrInfo.inc MipsGenAsmWriter.inc \
|
||||
BUILT_SOURCES = MipsGenRegisterInfo.inc MipsGenInstrInfo.inc \
|
||||
MipsGenAsmWriter.inc \
|
||||
MipsGenDAGISel.inc MipsGenCallingConv.inc \
|
||||
MipsGenSubtarget.inc
|
||||
|
||||
|
||||
@ -39,6 +39,7 @@ namespace llvm {
|
||||
#include "MipsGenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the Mips instructions.
|
||||
#include "MipsGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "MipsGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -18,6 +18,8 @@
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "MipsGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
@ -3,8 +3,7 @@ set(LLVM_TARGET_DEFINITIONS PTX.td)
|
||||
tablegen(PTXGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(PTXGenCallingConv.inc -gen-callingconv)
|
||||
tablegen(PTXGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(PTXGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(PTXGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(PTXGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(PTXGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(PTXGenSubtarget.inc -gen-subtarget)
|
||||
|
||||
|
||||
@ -16,7 +16,6 @@ BUILT_SOURCES = PTXGenAsmWriter.inc \
|
||||
PTXGenCallingConv.inc \
|
||||
PTXGenDAGISel.inc \
|
||||
PTXGenInstrInfo.inc \
|
||||
PTXGenInstrNames.inc \
|
||||
PTXGenRegisterInfo.inc \
|
||||
PTXGenSubtarget.inc
|
||||
|
||||
|
||||
@ -51,6 +51,7 @@ namespace llvm {
|
||||
#include "PTXGenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the PTX instructions.
|
||||
#include "PTXGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "PTXGenInstrInfo.inc"
|
||||
|
||||
#endif // PTX_H
|
||||
|
||||
@ -21,10 +21,11 @@
|
||||
#include "llvm/Support/Debug.h"
|
||||
#include "llvm/Support/raw_ostream.h"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "PTXGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
PTXInstrInfo::PTXInstrInfo(PTXTargetMachine &_TM)
|
||||
: TargetInstrInfoImpl(PTXInsts, array_lengthof(PTXInsts)),
|
||||
RI(_TM, *this), TM(_TM) {}
|
||||
|
||||
@ -1,11 +1,10 @@
|
||||
set(LLVM_TARGET_DEFINITIONS PPC.td)
|
||||
|
||||
tablegen(PPCGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(PPCGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(PPCGenCodeEmitter.inc -gen-emitter)
|
||||
tablegen(PPCGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
||||
tablegen(PPCGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(PPCGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(PPCGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(PPCGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(PPCGenCallingConv.inc -gen-callingconv)
|
||||
tablegen(PPCGenSubtarget.inc -gen-subtarget)
|
||||
|
||||
@ -12,7 +12,7 @@ LIBRARYNAME = LLVMPowerPCCodeGen
|
||||
TARGET = PPC
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = PPCGenInstrNames.inc PPCGenRegisterInfo.inc \
|
||||
BUILT_SOURCES = PPCGenRegisterInfo.inc \
|
||||
PPCGenAsmWriter.inc PPCGenCodeEmitter.inc \
|
||||
PPCGenInstrInfo.inc PPCGenDAGISel.inc \
|
||||
PPCGenSubtarget.inc PPCGenCallingConv.inc \
|
||||
|
||||
@ -89,6 +89,7 @@ namespace llvm {
|
||||
|
||||
// Defines symbolic names for the PowerPC instructions.
|
||||
//
|
||||
#include "PPCGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "PPCGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -15,7 +15,6 @@
|
||||
#include "PPCInstrBuilder.h"
|
||||
#include "PPCMachineFunctionInfo.h"
|
||||
#include "PPCPredicates.h"
|
||||
#include "PPCGenInstrInfo.inc"
|
||||
#include "PPCTargetMachine.h"
|
||||
#include "PPCHazardRecognizers.h"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
@ -29,6 +28,9 @@
|
||||
#include "llvm/Support/raw_ostream.h"
|
||||
#include "llvm/MC/MCAsmInfo.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "PPCGenInstrInfo.inc"
|
||||
|
||||
namespace llvm {
|
||||
extern cl::opt<bool> EnablePPC32RS; // FIXME (64-bit): See PPCRegisterInfo.cpp.
|
||||
extern cl::opt<bool> EnablePPC64RS; // FIXME (64-bit): See PPCRegisterInfo.cpp.
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS Sparc.td)
|
||||
|
||||
tablegen(SparcGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(SparcGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(SparcGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(SparcGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(SparcGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(SparcGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(SparcGenSubtarget.inc -gen-subtarget)
|
||||
|
||||
@ -12,8 +12,8 @@ LIBRARYNAME = LLVMSparcCodeGen
|
||||
TARGET = Sparc
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = SparcGenRegisterInfo.inc SparcGenInstrNames.inc \
|
||||
SparcGenInstrInfo.inc SparcGenAsmWriter.inc \
|
||||
BUILT_SOURCES = SparcGenRegisterInfo.inc SparcGenInstrInfo.inc \
|
||||
SparcGenAsmWriter.inc \
|
||||
SparcGenDAGISel.inc SparcGenSubtarget.inc SparcGenCallingConv.inc
|
||||
|
||||
DIRS = TargetInfo
|
||||
|
||||
@ -41,7 +41,8 @@ namespace llvm {
|
||||
|
||||
// Defines symbolic names for the Sparc instructions.
|
||||
//
|
||||
#include "SparcGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "SparcGenInstrInfo.inc"
|
||||
|
||||
|
||||
namespace llvm {
|
||||
|
||||
@ -19,8 +19,11 @@
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
#include "SparcGenInstrInfo.inc"
|
||||
#include "SparcMachineFunctionInfo.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "SparcGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
SparcInstrInfo::SparcInstrInfo(SparcSubtarget &ST)
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS SystemZ.td)
|
||||
|
||||
tablegen(SystemZGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(SystemZGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(SystemZGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(SystemZGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(SystemZGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(SystemZGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(SystemZGenCallingConv.inc -gen-callingconv)
|
||||
|
||||
@ -12,8 +12,8 @@ LIBRARYNAME = LLVMSystemZCodeGen
|
||||
TARGET = SystemZ
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = SystemZGenRegisterInfo.inc SystemZGenInstrNames.inc \
|
||||
SystemZGenInstrInfo.inc SystemZGenAsmWriter.inc \
|
||||
BUILT_SOURCES = SystemZGenRegisterInfo.inc SystemZGenInstrInfo.inc \
|
||||
SystemZGenAsmWriter.inc \
|
||||
SystemZGenDAGISel.inc SystemZGenSubtarget.inc SystemZGenCallingConv.inc
|
||||
|
||||
DIRS = TargetInfo
|
||||
|
||||
@ -57,6 +57,7 @@ namespace llvm {
|
||||
#include "SystemZGenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the SystemZ instructions.
|
||||
#include "SystemZGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "SystemZGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -16,13 +16,16 @@
|
||||
#include "SystemZInstrInfo.h"
|
||||
#include "SystemZMachineFunctionInfo.h"
|
||||
#include "SystemZTargetMachine.h"
|
||||
#include "SystemZGenInstrInfo.inc"
|
||||
#include "llvm/Function.h"
|
||||
#include "llvm/CodeGen/MachineFrameInfo.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
||||
#include "llvm/CodeGen/PseudoSourceValue.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "SystemZGenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
SystemZInstrInfo::SystemZInstrInfo(SystemZTargetMachine &tm)
|
||||
|
||||
@ -2,8 +2,7 @@ set(LLVM_TARGET_DEFINITIONS X86.td)
|
||||
|
||||
tablegen(X86GenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(X86GenDisassemblerTables.inc -gen-disassembler)
|
||||
tablegen(X86GenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(X86GenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(X86GenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(X86GenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(X86GenAsmWriter1.inc -gen-asm-writer -asmwriternum=1)
|
||||
tablegen(X86GenAsmMatcher.inc -gen-asm-matcher)
|
||||
|
||||
@ -16,19 +16,17 @@
|
||||
#include "X86ATTInstPrinter.h"
|
||||
#include "X86InstComments.h"
|
||||
#include "X86Subtarget.h"
|
||||
#include "MCTargetDesc/X86TargetDesc.h"
|
||||
#include "llvm/MC/MCInst.h"
|
||||
#include "llvm/MC/MCAsmInfo.h"
|
||||
#include "llvm/MC/MCExpr.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
#include "llvm/Support/Format.h"
|
||||
#include "llvm/Support/FormattedStream.h"
|
||||
#include "X86GenInstrNames.inc"
|
||||
#include <map>
|
||||
using namespace llvm;
|
||||
|
||||
// Include the auto-generated portion of the assembly writer.
|
||||
#define GET_REGINFO_ENUM
|
||||
#include "X86GenRegisterInfo.inc"
|
||||
#define GET_INSTRUCTION_NAME
|
||||
#define PRINT_ALIAS_INSTR
|
||||
#include "X86GenAsmWriter.inc"
|
||||
|
||||
@ -13,7 +13,7 @@
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
#include "X86InstComments.h"
|
||||
#include "X86GenInstrNames.inc"
|
||||
#include "MCTargetDesc/X86TargetDesc.h"
|
||||
#include "llvm/MC/MCInst.h"
|
||||
#include "llvm/Support/raw_ostream.h"
|
||||
#include "../Utils/X86ShuffleDecode.h"
|
||||
|
||||
@ -16,12 +16,12 @@
|
||||
#include "X86IntelInstPrinter.h"
|
||||
#include "X86InstComments.h"
|
||||
#include "X86Subtarget.h"
|
||||
#include "MCTargetDesc/X86TargetDesc.h"
|
||||
#include "llvm/MC/MCInst.h"
|
||||
#include "llvm/MC/MCAsmInfo.h"
|
||||
#include "llvm/MC/MCExpr.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
#include "llvm/Support/FormattedStream.h"
|
||||
#include "X86GenInstrNames.inc"
|
||||
#include <cctype>
|
||||
using namespace llvm;
|
||||
|
||||
|
||||
@ -12,11 +12,16 @@
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
#include "X86TargetDesc.h"
|
||||
#include "llvm/MC/MCInstrInfo.h"
|
||||
#include "llvm/MC/MCRegisterInfo.h"
|
||||
#include "llvm/Target/TargetRegistry.h"
|
||||
|
||||
#define GET_REGINFO_MC_DESC
|
||||
#include "X86GenRegisterInfo.inc"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "X86GenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
MCRegisterInfo *createX86MCRegisterInfo() {
|
||||
|
||||
@ -26,4 +26,9 @@ extern Target TheX86_32Target, TheX86_64Target;
|
||||
#define GET_REGINFO_ENUM
|
||||
#include "X86GenRegisterInfo.inc"
|
||||
|
||||
// Defines symbolic names for the X86 instructions.
|
||||
//
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "X86GenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -12,8 +12,7 @@ LIBRARYNAME = LLVMX86CodeGen
|
||||
TARGET = X86
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = X86GenRegisterInfo.inc \
|
||||
X86GenInstrNames.inc X86GenInstrInfo.inc \
|
||||
BUILT_SOURCES = X86GenRegisterInfo.inc X86GenInstrInfo.inc \
|
||||
X86GenAsmWriter.inc X86GenAsmMatcher.inc \
|
||||
X86GenAsmWriter1.inc X86GenDAGISel.inc \
|
||||
X86GenDisassemblerTables.inc X86GenFastISel.inc \
|
||||
|
||||
@ -15,6 +15,7 @@
|
||||
#ifndef TARGET_X86_H
|
||||
#define TARGET_X86_H
|
||||
|
||||
#include "MCTargetDesc/X86TargetDesc.h"
|
||||
#include "llvm/Support/DataTypes.h"
|
||||
#include "llvm/Target/TargetMachine.h"
|
||||
|
||||
@ -86,10 +87,4 @@ MCObjectWriter *createX86MachObjectWriter(raw_ostream &OS,
|
||||
|
||||
} // End llvm namespace
|
||||
|
||||
#include "MCTargetDesc/X86TargetDesc.h"
|
||||
|
||||
// Defines symbolic names for the X86 instructions.
|
||||
//
|
||||
#include "X86GenInstrNames.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -13,7 +13,6 @@
|
||||
|
||||
#include "X86InstrInfo.h"
|
||||
#include "X86.h"
|
||||
#include "X86GenInstrInfo.inc"
|
||||
#include "X86InstrBuilder.h"
|
||||
#include "X86MachineFunctionInfo.h"
|
||||
#include "X86Subtarget.h"
|
||||
@ -36,6 +35,9 @@
|
||||
#include "llvm/MC/MCAsmInfo.h"
|
||||
#include <limits>
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "X86GenInstrInfo.inc"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
static cl::opt<bool>
|
||||
|
||||
@ -1,8 +1,7 @@
|
||||
set(LLVM_TARGET_DEFINITIONS XCore.td)
|
||||
|
||||
tablegen(XCoreGenRegisterInfo.inc -gen-register-info)
|
||||
tablegen(XCoreGenInstrNames.inc -gen-instr-enums)
|
||||
tablegen(XCoreGenInstrInfo.inc -gen-instr-desc)
|
||||
tablegen(XCoreGenInstrInfo.inc -gen-instr-info)
|
||||
tablegen(XCoreGenAsmWriter.inc -gen-asm-writer)
|
||||
tablegen(XCoreGenDAGISel.inc -gen-dag-isel)
|
||||
tablegen(XCoreGenCallingConv.inc -gen-callingconv)
|
||||
|
||||
@ -12,8 +12,8 @@ LIBRARYNAME = LLVMXCoreCodeGen
|
||||
TARGET = XCore
|
||||
|
||||
# Make sure that tblgen is run, first thing.
|
||||
BUILT_SOURCES = XCoreGenRegisterInfo.inc XCoreGenInstrNames.inc \
|
||||
XCoreGenInstrInfo.inc XCoreGenAsmWriter.inc \
|
||||
BUILT_SOURCES = XCoreGenRegisterInfo.inc XCoreGenInstrInfo.inc \
|
||||
XCoreGenAsmWriter.inc \
|
||||
XCoreGenDAGISel.inc XCoreGenCallingConv.inc \
|
||||
XCoreGenSubtarget.inc
|
||||
|
||||
|
||||
@ -37,6 +37,7 @@ namespace llvm {
|
||||
|
||||
// Defines symbolic names for the XCore instructions.
|
||||
//
|
||||
#include "XCoreGenInstrNames.inc"
|
||||
#define GET_INSTRINFO_ENUM
|
||||
#include "XCoreGenInstrInfo.inc"
|
||||
|
||||
#endif
|
||||
|
||||
@ -18,11 +18,13 @@
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
#include "llvm/CodeGen/MachineFrameInfo.h"
|
||||
#include "llvm/CodeGen/MachineLocation.h"
|
||||
#include "XCoreGenInstrInfo.inc"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
#include "llvm/Support/Debug.h"
|
||||
#include "llvm/Support/ErrorHandling.h"
|
||||
|
||||
#define GET_INSTRINFO_MC_DESC
|
||||
#include "XCoreGenInstrInfo.inc"
|
||||
|
||||
namespace llvm {
|
||||
namespace XCore {
|
||||
|
||||
|
||||
@ -156,9 +156,15 @@ void InstrInfoEmitter::EmitOperandInfo(raw_ostream &OS,
|
||||
|
||||
// run - Emit the main instruction description records for the target...
|
||||
void InstrInfoEmitter::run(raw_ostream &OS) {
|
||||
emitEnums(OS);
|
||||
|
||||
GatherItinClasses();
|
||||
|
||||
EmitSourceFileHeader("Target Instruction Descriptors", OS);
|
||||
|
||||
OS << "\n#ifdef GET_INSTRINFO_MC_DESC\n";
|
||||
OS << "#undef GET_INSTRINFO_MC_DESC\n";
|
||||
|
||||
OS << "namespace llvm {\n\n";
|
||||
|
||||
CodeGenTarget &Target = CDP.getTargetInfo();
|
||||
@ -202,6 +208,8 @@ void InstrInfoEmitter::run(raw_ostream &OS) {
|
||||
OperandInfoIDs, OS);
|
||||
OS << "};\n";
|
||||
OS << "} // End llvm namespace \n";
|
||||
|
||||
OS << "#endif // GET_INSTRINFO_MC_DESC\n\n";
|
||||
}
|
||||
|
||||
void InstrInfoEmitter::emitRecord(const CodeGenInstruction &Inst, unsigned Num,
|
||||
@ -283,3 +291,38 @@ void InstrInfoEmitter::emitRecord(const CodeGenInstruction &Inst, unsigned Num,
|
||||
|
||||
OS << " }, // Inst #" << Num << " = " << Inst.TheDef->getName() << "\n";
|
||||
}
|
||||
|
||||
// emitEnums - Print out enum values for all of the instructions.
|
||||
void InstrInfoEmitter::emitEnums(raw_ostream &OS) {
|
||||
EmitSourceFileHeader("Target Instruction Enum Values", OS);
|
||||
|
||||
OS << "\n#ifdef GET_INSTRINFO_ENUM\n";
|
||||
OS << "#undef GET_INSTRINFO_ENUM\n";
|
||||
|
||||
OS << "namespace llvm {\n\n";
|
||||
|
||||
CodeGenTarget Target(Records);
|
||||
|
||||
// We must emit the PHI opcode first...
|
||||
std::string Namespace = Target.getInstNamespace();
|
||||
|
||||
if (Namespace.empty()) {
|
||||
fprintf(stderr, "No instructions defined!\n");
|
||||
exit(1);
|
||||
}
|
||||
|
||||
const std::vector<const CodeGenInstruction*> &NumberedInstructions =
|
||||
Target.getInstructionsByEnumValue();
|
||||
|
||||
OS << "namespace " << Namespace << " {\n";
|
||||
OS << " enum {\n";
|
||||
for (unsigned i = 0, e = NumberedInstructions.size(); i != e; ++i) {
|
||||
OS << " " << NumberedInstructions[i]->TheDef->getName()
|
||||
<< "\t= " << i << ",\n";
|
||||
}
|
||||
OS << " INSTRUCTION_LIST_END = " << NumberedInstructions.size() << "\n";
|
||||
OS << " };\n}\n";
|
||||
OS << "} // End llvm namespace \n";
|
||||
|
||||
OS << "#endif // GET_INSTRINFO_ENUM\n\n";
|
||||
}
|
||||
|
||||
@ -39,8 +39,9 @@ public:
|
||||
void run(raw_ostream &OS);
|
||||
|
||||
private:
|
||||
typedef std::map<std::vector<std::string>, unsigned> OperandInfoMapTy;
|
||||
|
||||
void emitEnums(raw_ostream &OS);
|
||||
|
||||
typedef std::map<std::vector<std::string>, unsigned> OperandInfoMapTy;
|
||||
void emitRecord(const CodeGenInstruction &Inst, unsigned Num,
|
||||
Record *InstrInfo,
|
||||
std::map<std::vector<Record*>, unsigned> &EL,
|
||||
|
||||
@ -28,7 +28,6 @@
|
||||
#include "EDEmitter.h"
|
||||
#include "Error.h"
|
||||
#include "FastISelEmitter.h"
|
||||
#include "InstrEnumEmitter.h"
|
||||
#include "InstrInfoEmitter.h"
|
||||
#include "IntrinsicEmitter.h"
|
||||
#include "LLVMCConfigurationEmitter.h"
|
||||
@ -55,7 +54,9 @@ enum ActionType {
|
||||
PrintRecords,
|
||||
GenEmitter,
|
||||
GenRegisterInfo,
|
||||
GenInstrEnums, GenInstrs, GenAsmWriter, GenAsmMatcher,
|
||||
GenInstrInfo,
|
||||
GenAsmWriter,
|
||||
GenAsmMatcher,
|
||||
GenARMDecoder,
|
||||
GenDisassembler,
|
||||
GenCallingConv,
|
||||
@ -95,9 +96,7 @@ namespace {
|
||||
"Generate machine code emitter"),
|
||||
clEnumValN(GenRegisterInfo, "gen-register-info",
|
||||
"Generate registers and register classes info"),
|
||||
clEnumValN(GenInstrEnums, "gen-instr-enums",
|
||||
"Generate enum values for instructions"),
|
||||
clEnumValN(GenInstrs, "gen-instr-desc",
|
||||
clEnumValN(GenInstrInfo, "gen-instr-info",
|
||||
"Generate instruction descriptions"),
|
||||
clEnumValN(GenCallingConv, "gen-callingconv",
|
||||
"Generate calling convention descriptions"),
|
||||
@ -260,10 +259,7 @@ int main(int argc, char **argv) {
|
||||
case GenRegisterInfo:
|
||||
RegisterInfoEmitter(Records).run(Out.os());
|
||||
break;
|
||||
case GenInstrEnums:
|
||||
InstrEnumEmitter(Records).run(Out.os());
|
||||
break;
|
||||
case GenInstrs:
|
||||
case GenInstrInfo:
|
||||
InstrInfoEmitter(Records).run(Out.os());
|
||||
break;
|
||||
case GenCallingConv:
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user