6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 02:36:06 +00:00
Code Issues Projects Releases Wiki Activity

Use std::vector instead of TargetRegisterInfo::FirstVirtualRegister.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@108450 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2010-07-15 20:01:02 +00:00
parent 9c2a034730
commit 24173da61d
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/CodeGen/PostRASchedulerList.cpp
View File

@ -130,7 +130,7 @@ namespace {
/// KillIndices - The index of the most recent kill (proceding bottom-up), /// KillIndices - The index of the most recent kill (proceding bottom-up),
/// or ~0u if the register is not live. /// or ~0u if the register is not live.
unsigned KillIndices[TargetRegisterInfo::FirstVirtualRegister]; std::vector<unsigned> KillIndices;
public: public:
SchedulePostRATDList(MachineFunction &MF, SchedulePostRATDList(MachineFunction &MF,
@ -140,7 +140,8 @@ namespace {
AntiDepBreaker *ADB, AntiDepBreaker *ADB,
AliasAnalysis *aa) AliasAnalysis *aa)
: ScheduleDAGInstrs(MF, MLI, MDT), Topo(SUnits), : ScheduleDAGInstrs(MF, MLI, MDT), Topo(SUnits),
HazardRec(HR), AntiDepBreak(ADB), AA(aa) {} HazardRec(HR), AntiDepBreak(ADB), AA(aa),
KillIndices(TRI->getNumRegs()) {}
~SchedulePostRATDList() { ~SchedulePostRATDList() {
} }