6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-02 22:32:08 +00:00
Code Issues Projects Releases Wiki Activity

Remove check for sub class of X86Inst from filter function since caller guaranteed it. Replace another sub class check with ShouldBeEmitted flag since it was factored in there already.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160949 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2012-07-30 05:39:34 +00:00
parent 50c5c8275e
commit 24fd0ddf31
1 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
utils/TableGen/X86RecognizableInstr.cpp
View File

@ -394,8 +394,7 @@ RecognizableInstr::filter_ret RecognizableInstr::filter() const {
// Filter out intrinsics // Filter out intrinsics
if (!Rec->isSubClassOf("X86Inst")) assert(Rec->isSubClassOf("X86Inst") && "Can only filter X86 instructions");
return FILTER_STRONG;
if (Form == X86Local::Pseudo || if (Form == X86Local::Pseudo ||
(IsCodeGenOnly && Name.find("_REV") == Name.npos)) (IsCodeGenOnly && Name.find("_REV") == Name.npos))
@ -544,7 +543,7 @@ void RecognizableInstr::handleOperand(bool optional, unsigned &operandIndex,
void RecognizableInstr::emitInstructionSpecifier(DisassemblerTables &tables) { void RecognizableInstr::emitInstructionSpecifier(DisassemblerTables &tables) {
Spec->name = Name; Spec->name = Name;
if (!Rec->isSubClassOf("X86Inst")) if (!ShouldBeEmitted)
return; return;
switch (filter()) { switch (filter()) {
@ -587,9 +586,6 @@ void RecognizableInstr::emitInstructionSpecifier(DisassemblerTables &tables) {
} }
} }
if (!ShouldBeEmitted)
return;
#define HANDLE_OPERAND(class) \ #define HANDLE_OPERAND(class) \
handleOperand(false, \ handleOperand(false, \
operandIndex, \ operandIndex, \