6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-04 05:17:07 +00:00
Code Issues Projects Releases Wiki Activity

Fix a typo

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@79634 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov
2009-08-21 15:41:56 +00:00
parent 4678c2d438
commit 25f1aa04ff
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/X86/X86ISelDAGToDAG.cpp
View File

@@ -737,7 +737,7 @@ bool X86DAGToDAGISel::MatchWrapper(SDValue N, X86ISelAddressMode &AM) {
// Under X86-64 non-small code model, GV (and friends) are 64-bits, so // Under X86-64 non-small code model, GV (and friends) are 64-bits, so
// they cannot be folded into immediate fields. // they cannot be folded into immediate fields.
// FIXME: This can be improved for kernel and other models? // FIXME: This can be improved for kernel and other models?
(M == CodeModel::Small || CodeModel::Kernel) && (M == CodeModel::Small || M == CodeModel::Kernel) &&
// Base and index reg must be 0 in order to use %rip as base and lowering // Base and index reg must be 0 in order to use %rip as base and lowering
// must allow RIP. // must allow RIP.
!AM.hasBaseOrIndexReg() && N.getOpcode() == X86ISD::WrapperRIP) { !AM.hasBaseOrIndexReg() && N.getOpcode() == X86ISD::WrapperRIP) {