6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-12 17:25:49 +00:00
Code Issues Projects Releases Wiki Activity

Be a little bit more specific about target for the memory barrier

Browse Source 
instructions.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@110360 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher
2010-08-05 18:36:20 +00:00
parent c34ea3770e
commit 280f96c508
2 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86Instr64bit.td
View File

@@ -1624,7 +1624,8 @@ let Defs = [ESP] in
def Int_MemBarrierNoSSE64 : RI<0x09, MRM1r, (outs), (ins GR64:$zero), def Int_MemBarrierNoSSE64 : RI<0x09, MRM1r, (outs), (ins GR64:$zero),
"lock\n\t" "lock\n\t"
"or{q}\t{$zero, (%rsp)|(%rsp), $zero}", "or{q}\t{$zero, (%rsp)|(%rsp), $zero}",
[(X86MemBarrierNoSSE GR64:$zero)]>, LOCK; [(X86MemBarrierNoSSE GR64:$zero)]>,
Requires<[In64BitMode]>, LOCK;
let Defs = [RAX, EFLAGS], Uses = [RAX] in { let Defs = [RAX, EFLAGS], Uses = [RAX] in {
def LCMPXCHG64 : RI<0xB1, MRMDestMem, (outs), (ins i64mem:$ptr, GR64:$swap), def LCMPXCHG64 : RI<0xB1, MRMDestMem, (outs), (ins i64mem:$ptr, GR64:$swap),

3
lib/Target/X86/X86InstrInfo.td
View File

@@ -3938,7 +3938,8 @@ let Defs = [ESP] in
def Int_MemBarrierNoSSE : I<0x09, MRM1r, (outs), (ins GR32:$zero), def Int_MemBarrierNoSSE : I<0x09, MRM1r, (outs), (ins GR32:$zero),
"lock\n\t" "lock\n\t"
"or{l}\t{$zero, (%esp)|(%esp), $zero}", "or{l}\t{$zero, (%esp)|(%esp), $zero}",
[(X86MemBarrierNoSSE GR32:$zero)]>, LOCK; [(X86MemBarrierNoSSE GR32:$zero)]>,
Requires<[In32BitMode]>, LOCK;
} }
// Atomic swap. These are just normal xchg instructions. But since a memory // Atomic swap. These are just normal xchg instructions. But since a memory