6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-07 14:33:15 +00:00
Code Issues Projects Releases Wiki Activity

Fixed compilation error.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@195230 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Elena Demikhovsky 2013-11-20 09:23:22 +00:00
parent 5cd32afac4
commit 29086acc6e
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86ISelLowering.cpp
View File

@ -6163,9 +6163,9 @@ static SDValue LowerAVXCONCAT_VECTORS(SDValue Op, SelectionDAG &DAG) {
static SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &DAG) { static SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &DAG) {
MVT VT = Op.getSimpleValueType(); MVT VT = Op.getSimpleValueType();
unsigned NumOps = Op.getNumOperands(); assert((VT.is256BitVector() && Op.getNumOperands() == 2) ||
assert((VT.is256BitVector() && NumOps == 2) || (VT.is512BitVector() && (Op.getNumOperands() == 2 ||
(VT.is512BitVector() && (NumOps == 2 || NumOps == 4))); Op.getNumOperands() == 4)));
// AVX can use the vinsertf128 instruction to create 256-bit vectors // AVX can use the vinsertf128 instruction to create 256-bit vectors
// from two other 128-bit ones. // from two other 128-bit ones.