6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-24 08:24:33 +00:00
Code Issues Projects Releases Wiki Activity

Add code needed for copying between 64-bit integer and floating pointer

Browse Source 
registers.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144017 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka
2011-11-07 21:35:45 +00:00
parent e7126ebd54
commit 29d525a3ed
1 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/Mips/MipsInstrInfo.cpp
View File

@ -131,6 +131,8 @@ copyPhysReg(MachineBasicBlock &MBB,
Opc = Mips::FMOV_S; Opc = Mips::FMOV_S;
else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg)) else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))
Opc = Mips::FMOV_D32; Opc = Mips::FMOV_D32;
else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))
Opc = Mips::FMOV_D64;
else if (Mips::CCRRegClass.contains(DestReg, SrcReg)) else if (Mips::CCRRegClass.contains(DestReg, SrcReg))
Opc = Mips::MOVCCRToCCR; Opc = Mips::MOVCCRToCCR;
else if (Mips::CPU64RegsRegClass.contains(DestReg)) { // Copy to CPU64 Reg. else if (Mips::CPU64RegsRegClass.contains(DestReg)) { // Copy to CPU64 Reg.
@ -140,12 +142,16 @@ copyPhysReg(MachineBasicBlock &MBB,
Opc = Mips::MFHI64, SrcReg = 0; Opc = Mips::MFHI64, SrcReg = 0;
else if (SrcReg == Mips::LO64) else if (SrcReg == Mips::LO64)
Opc = Mips::MFLO64, SrcReg = 0; Opc = Mips::MFLO64, SrcReg = 0;
else if (Mips::FGR64RegClass.contains(SrcReg))
Opc = Mips::DMFC1;
} }
else if (Mips::CPU64RegsRegClass.contains(SrcReg)) { // Copy from CPU64 Reg. else if (Mips::CPU64RegsRegClass.contains(SrcReg)) { // Copy from CPU64 Reg.
if (DestReg == Mips::HI64) if (DestReg == Mips::HI64)
Opc = Mips::MTHI64, DestReg = 0; Opc = Mips::MTHI64, DestReg = 0;
else if (DestReg == Mips::LO64) else if (DestReg == Mips::LO64)
Opc = Mips::MTLO64, DestReg = 0; Opc = Mips::MTLO64, DestReg = 0;
else if (Mips::FGR64RegClass.contains(DestReg))
Opc = Mips::DMTC1;
} }
assert(Opc && "Cannot copy registers"); assert(Opc && "Cannot copy registers");