6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-16 11:24:39 +00:00
Code Issues Projects Releases Wiki Activity

Add XCore intrinsic for settw instruction.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126313 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Osborne
2011-02-23 14:45:03 +00:00
parent 438208e8cb
commit 2a2cb28526
3 changed files with 15 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/llvm/IntrinsicsXCore.td
View File

@@ -43,4 +43,6 @@ let TargetPrefix = "xcore" in { // All intrinsics start with "llvm.xcore.".
[NoCapture<0>]>; [NoCapture<0>]>;
def int_xcore_syncr : Intrinsic<[],[llvm_anyptr_ty], def int_xcore_syncr : Intrinsic<[],[llvm_anyptr_ty],
[NoCapture<0>]>; [NoCapture<0>]>;
def int_xcore_settw : Intrinsic<[],[llvm_anyptr_ty, llvm_i32_ty],
[NoCapture<0>]>;
} }

6
lib/Target/XCore/XCoreInstrInfo.td
View File

@@ -817,7 +817,7 @@ def SETD_2r : _F2R<(outs), (ins GRRegs:$r, GRRegs:$val),
[(int_xcore_setd GRRegs:$r, GRRegs:$val)]>; [(int_xcore_setd GRRegs:$r, GRRegs:$val)]>;
// Two operand long // Two operand long
// TODO settw, setclk, setrdy, setpsc, endin, peek, // TODO setclk, setrdy, setpsc, endin, peek,
// getd, testlcl, tinitlr, getps, setps // getd, testlcl, tinitlr, getps, setps
def BITREV_l2r : _FL2R<(outs GRRegs:$dst), (ins GRRegs:$src), def BITREV_l2r : _FL2R<(outs GRRegs:$dst), (ins GRRegs:$src),
"bitrev $dst, $src", "bitrev $dst, $src",
@@ -835,6 +835,10 @@ def SETC_l2r : _FRU6<(outs), (ins GRRegs:$r, GRRegs:$val),
"setc res[$r], $val", "setc res[$r], $val",
[(int_xcore_setc GRRegs:$r, GRRegs:$val)]>; [(int_xcore_setc GRRegs:$r, GRRegs:$val)]>;
def SETTW_l2r : _FL2R<(outs), (ins GRRegs:$r, GRRegs:$val),
"settw res[$r], $val",
[(int_xcore_settw GRRegs:$r, GRRegs:$val)]>;
// One operand short // One operand short
// TODO edu, eeu, waitet, waitef, tstart, msync, mjoin, clrtp // TODO edu, eeu, waitet, waitef, tstart, msync, mjoin, clrtp
// setdp, setcp, setv, setev, kcall // setdp, setcp, setv, setev, kcall

8
test/CodeGen/XCore/resources.ll
View File

@@ -16,6 +16,7 @@ declare i32 @llvm.xcore.outshr.p1i8(i8 addrspace(1)* %r, i32 %value)
declare void @llvm.xcore.setpt.p1i8(i8 addrspace(1)* %r, i32 %value) declare void @llvm.xcore.setpt.p1i8(i8 addrspace(1)* %r, i32 %value)
declare i32 @llvm.xcore.getts.p1i8(i8 addrspace(1)* %r) declare i32 @llvm.xcore.getts.p1i8(i8 addrspace(1)* %r)
declare void @llvm.xcore.syncr.p1i8(i8 addrspace(1)* %r) declare void @llvm.xcore.syncr.p1i8(i8 addrspace(1)* %r)
declare void @llvm.xcore.settw.p1i8(i8 addrspace(1)* %r, i32 %value)
define i8 addrspace(1)* @getr() { define i8 addrspace(1)* @getr() {
; CHECK: getr: ; CHECK: getr:
@@ -149,3 +150,10 @@ define void @syncr(i8 addrspace(1)* %r) {
call void @llvm.xcore.syncr.p1i8(i8 addrspace(1)* %r) call void @llvm.xcore.syncr.p1i8(i8 addrspace(1)* %r)
ret void ret void
} }
define void @settw(i8 addrspace(1)* %r, i32 %value) {
; CHECK: settw:
; CHECK: settw res[r0], r1
call void @llvm.xcore.settw.p1i8(i8 addrspace(1)* %r, i32 %value)
ret void
}