mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-23 00:20:25 +00:00
Avoid using a loop in ReleasePred and ReleaseSucc methods to compute the
new CycleBound value. Instead, just update CycleBound on each call. Also, make ReleasePred and ReleaseSucc methods more consistent accross the various schedulers. This also happens to make ScheduleDAGRRList's CycleBound computation somewhat more interesting, though it still doesn't have any noticeable effect, because no current targets that use the register-pressure reduction scheduler provide pipeline models. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59475 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -88,7 +88,7 @@ public:
|
||||
bool RemovePred(SUnit *M, SUnit *N, bool isCtrl, bool isSpecial);
|
||||
|
||||
private:
|
||||
void ReleasePred(SUnit*, bool, unsigned);
|
||||
void ReleasePred(SUnit *SU, SUnit *PredSU, bool isChain);
|
||||
void ScheduleNodeBottomUp(SUnit*, unsigned);
|
||||
SUnit *CopyAndMoveSuccessors(SUnit*);
|
||||
void InsertCCCopiesAndMoveSuccs(SUnit*, unsigned,
|
||||
@@ -137,13 +137,12 @@ void ScheduleDAGFast::Schedule() {
|
||||
|
||||
/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. Add it to
|
||||
/// the AvailableQueue if the count reaches zero. Also update its cycle bound.
|
||||
void ScheduleDAGFast::ReleasePred(SUnit *PredSU, bool isChain,
|
||||
unsigned CurCycle) {
|
||||
void ScheduleDAGFast::ReleasePred(SUnit *SU, SUnit *PredSU, bool isChain) {
|
||||
--PredSU->NumSuccsLeft;
|
||||
|
||||
#ifndef NDEBUG
|
||||
if (PredSU->NumSuccsLeft < 0) {
|
||||
cerr << "*** List scheduling failed! ***\n";
|
||||
cerr << "*** Scheduling failed! ***\n";
|
||||
PredSU->dump(DAG);
|
||||
cerr << " has been released too many times!\n";
|
||||
assert(0);
|
||||
@@ -167,7 +166,7 @@ void ScheduleDAGFast::ScheduleNodeBottomUp(SUnit *SU, unsigned CurCycle) {
|
||||
// Bottom up: release predecessors
|
||||
for (SUnit::pred_iterator I = SU->Preds.begin(), E = SU->Preds.end();
|
||||
I != E; ++I) {
|
||||
ReleasePred(I->Dep, I->isCtrl, CurCycle);
|
||||
ReleasePred(SU, I->Dep, I->isCtrl);
|
||||
if (I->Cost < 0) {
|
||||
// This is a physical register dependency and it's impossible or
|
||||
// expensive to copy the register. Make sure nothing that can
|
||||
|
||||
Reference in New Issue
Block a user