6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-05 14:34:55 +00:00
Code Issues Projects Releases Wiki Activity

Remove working entry from README.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@129654 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eli Friedman 2011-04-17 02:36:27 +00:00
parent fff65b354f
commit 2f108f81c1
2 changed files with 1 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/X86/README.txt
View File

@ -7,14 +7,6 @@ copy (3-addr bswap + memory support?) This is available on Atom processors.
//===---------------------------------------------------------------------===// //===---------------------------------------------------------------------===//
CodeGen/X86/lea-3.ll:test3 should be a single LEA, not a shift/move. The X86
backend knows how to three-addressify this shift, but it appears the register
allocator isn't even asking it to do so in this case. We should investigate
why this isn't happening, it could have significant impact on other important
cases for X86 as well.
//===---------------------------------------------------------------------===//
This should be one DIV/IDIV instruction, not a libcall: This should be one DIV/IDIV instruction, not a libcall:
unsigned test(unsigned long long X, unsigned Y) { unsigned test(unsigned long long X, unsigned Y) {

2
test/CodeGen/X86/lea-3.ll
View File

@ -14,7 +14,7 @@ define i32 @test(i32 %a) {
ret i32 %tmp2 ret i32 %tmp2
} }
;; TODO! LEA instead of shift + copy. ; CHECK: leaq (,[[A0]],8), %rax
define i64 @test3(i64 %a) { define i64 @test3(i64 %a) {
%tmp2 = shl i64 %a, 3 %tmp2 = shl i64 %a, 3
ret i64 %tmp2 ret i64 %tmp2