6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-30 19:35:54 +00:00
Code Issues Projects Releases Wiki Activity

Handle i64 first for clarity. No functionality change.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@197524 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Rafael Espindola 2013-12-17 21:28:36 +00:00
parent 1655b73734
commit 3179bf24b4
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/ARM/ARMTargetMachine.cpp
View File

@ -76,13 +76,14 @@ static std::string computeDataLayout(ARMSubtarget &ST) {
if (ST.isThumb()) if (ST.isThumb())
Ret += "-i1:8:32-i8:8:32-i16:16:32"; Ret += "-i1:8:32-i8:8:32-i16:16:32";
// We have 64 bits floats and integers. The APCS ABI requires them to be // ABIs other than APC have 64 bit integers with natural alignment.
// aligned s them to 32 bits, others to 64 bits. We always try to align to if (!ST.isAPCS_ABI())
// 64 bits. Ret += "-i64:64";
// We have 64 bits floats. The APCS ABI requires them to be aligned to 32
// bits, others to 64 bits. We always try to align to 64 bits.
if (ST.isAPCS_ABI()) if (ST.isAPCS_ABI())
Ret += "-f64:32:64"; Ret += "-f64:32:64";
else
Ret += "-i64:64";
// We have 128 and 64 bit vectors. The APCS ABI aligns them to 32 bits, others // We have 128 and 64 bit vectors. The APCS ABI aligns them to 32 bits, others
// to 64. We always ty to give them natural alignment. // to 64. We always ty to give them natural alignment.