6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-13 08:35:46 +00:00
Code Issues Projects Releases Wiki Activity

Add some immediate forms, make name optional

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15401 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-08-01 09:36:44 +00:00
parent c3d5f3e12a
commit 33c23ddf8a
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/Target.td
View File

@ -106,7 +106,7 @@ class RegisterClass<ValueType regType, int alignment, list<Register> regList> {
// the Target/TargetInstrInfo.h file.
//
class Instruction {
string Name; // The opcode string for this instruction
string Name = ""; // The opcode string for this instruction
string Namespace = "";
dag OperandList; // An dag containing the MI operand list.
@ -151,7 +151,10 @@ class InstrInfo {
/// list for an instruction. This should be used like this:
/// (ops R32:$dst, R32:$src) or something similar.
def ops;
def i8imm;
def i16imm;
def i32imm;
def i64imm;
//===----------------------------------------------------------------------===//
// Target - This class contains the "global" target information