6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-09-14 15:25:25 +00:00
Code Issues Projects Releases Wiki Activity

Use TII->findCommutedOpIndices to find the commute operands (rather than guessing).

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76472 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2009-07-20 21:16:08 +00:00
parent 4aebcb4f5f
commit 33d0474bf5
2 changed files with 19 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
lib/CodeGen/TwoAddressInstructionPass.cpp
View File

@@ -879,10 +879,14 @@ bool TwoAddressInstructionPass::runOnMachineFunction(MachineFunction &MF) {
// so, swap the B and C operands. This makes the live ranges of A // so, swap the B and C operands. This makes the live ranges of A
// and C joinable. // and C joinable.
// FIXME: This code also works for A := B op C instructions. // FIXME: This code also works for A := B op C instructions.
if (TID.isCommutable() && mi->getNumOperands() >= 3) { unsigned SrcOp1, SrcOp2;
assert(mi->getOperand(3-si).isReg() && if (TID.isCommutable() && mi->getNumOperands() >= 3 &&
"Not a proper commutative instruction!"); TII->findCommutedOpIndices(mi, SrcOp1, SrcOp2)) {
unsigned regC = mi->getOperand(3-si).getReg(); unsigned regC = 0;
if (si == SrcOp1)
regC = mi->getOperand(SrcOp2).getReg();
else if (si == SrcOp2)
regC = mi->getOperand(SrcOp1).getReg();
if (isKilled(*mi, regC, MRI, TII)) { if (isKilled(*mi, regC, MRI, TII)) {
if (CommuteInstruction(mi, mbbi, regB, regC, Dist)) { if (CommuteInstruction(mi, mbbi, regB, regC, Dist)) {
++NumCommuted; ++NumCommuted;

11
test/CodeGen/Thumb/2009-07-20-TwoAddrBug.ll Normal file
View File

@@ -0,0 +1,11 @@
; RUN: llvm-as < %s | llc -mtriple=thumbv6-apple-darwin10
@Time.2535 = external global i64 ; <i64*> [#uses=2]
define arm_apcscc i64 @millisecs() nounwind {
entry:
%0 = load i64* @Time.2535, align 4 ; <i64> [#uses=2]
%1 = add i64 %0, 1 ; <i64> [#uses=1]
store i64 %1, i64* @Time.2535, align 4
ret i64 %0
}