6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-30 17:33:24 +00:00
Code Issues Projects Releases Wiki Activity

ARM STRT assembly parsing and encoding.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137372 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2011-08-11 22:18:00 +00:00
parent 41ff834e91
commit 342ebd5f38
3 changed files with 30 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
lib/Target/ARM/ARMInstrInfo.td
View File

@ -2459,28 +2459,44 @@ def STRBT_POST_IMM : AI2ldstidx<0, 1, 0, (outs GPR:$Rn_wb),
let DecoderMethod = "DecodeAddrMode2IdxInstruction"; let DecoderMethod = "DecodeAddrMode2IdxInstruction";
} }
def STRTr : AI2stridxT<0, 0, (outs GPR:$Rn_wb), let mayStore = 1, neverHasSideEffects = 1 in {
(ins GPR:$Rt, ldst_so_reg:$addr), def STRT_POST_REG : AI2ldstidx<0, 0, 0, (outs GPR:$Rn_wb),
IndexModePost, StFrm, IIC_iStore_ru, (ins GPR:$Rt, addr_offset_none:$addr, am2offset_reg:$offset),
"strt", "\t$Rt, $addr", "$addr.base = $Rn_wb", IndexModePost, StFrm, IIC_iStore_ru,
[/* For disassembly only; pattern left blank */]> { "strt", "\t$Rt, $addr, $offset",
"$addr.base = $Rn_wb", []> {
// {12} isAdd
// {11-0} imm12/Rm
bits<14> offset;
bits<4> addr;
let Inst{25} = 1; let Inst{25} = 1;
let Inst{23} = offset{12};
let Inst{21} = 1; // overwrite let Inst{21} = 1; // overwrite
let Inst{19-16} = addr;
let Inst{11-5} = offset{11-5};
let Inst{4} = 0; let Inst{4} = 0;
let AsmMatchConverter = "cvtStWriteBackRegAddrMode2"; let Inst{3-0} = offset{3-0};
let DecoderMethod = "DecodeAddrMode2IdxInstruction"; let DecoderMethod = "DecodeAddrMode2IdxInstruction";
} }
def STRTi : AI2stridxT<0, 0, (outs GPR:$Rn_wb), def STRT_POST_IMM : AI2ldstidx<0, 0, 0, (outs GPR:$Rn_wb),
(ins GPR:$Rt, addrmode_imm12:$addr), (ins GPR:$Rt, addr_offset_none:$addr, am2offset_imm:$offset),
IndexModePost, StFrm, IIC_iStore_ru, IndexModePost, StFrm, IIC_iStore_ru,
"strt", "\t$Rt, $addr", "$addr.base = $Rn_wb", "strt", "\t$Rt, $addr, $offset",
[/* For disassembly only; pattern left blank */]> { "$addr.base = $Rn_wb", []> {
// {12} isAdd
// {11-0} imm12/Rm
bits<14> offset;
bits<4> addr;
let Inst{25} = 0; let Inst{25} = 0;
let Inst{23} = offset{12};
let Inst{21} = 1; // overwrite let Inst{21} = 1; // overwrite
let AsmMatchConverter = "cvtStWriteBackRegAddrMode2"; let Inst{19-16} = addr;
let Inst{11-0} = offset{11-0};
let DecoderMethod = "DecodeAddrMode2IdxInstruction"; let DecoderMethod = "DecodeAddrMode2IdxInstruction";
} }
}
multiclass AI3strT<bits<4> op, string opc> { multiclass AI3strT<bits<4> op, string opc> {
def i : AI3ldstidxT<op, 0, (outs GPR:$base_wb), def i : AI3ldstidxT<op, 0, (outs GPR:$base_wb),

4
lib/Target/ARM/Disassembler/ARMDisassembler.cpp
View File

@ -945,8 +945,8 @@ static bool DecodeAddrMode2IdxInstruction(llvm::MCInst &Inst, unsigned Insn,
case ARM::STR_POST_REG: case ARM::STR_POST_REG:
case ARM::STRB_POST_IMM: case ARM::STRB_POST_IMM:
case ARM::STRB_POST_REG: case ARM::STRB_POST_REG:
case ARM::STRTr: case ARM::STRT_POST_REG:
case ARM::STRTi: case ARM::STRT_POST_IMM:
case ARM::STRBT_POST_REG: case ARM::STRBT_POST_REG:
case ARM::STRBT_POST_IMM: case ARM::STRBT_POST_IMM:
if (!DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)) return false; if (!DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)) return false;

1
test/MC/ARM/arm_addrmode2.s
View File

@ -1,5 +1,4 @@
@ RUN: llvm-mc -mcpu=cortex-a8 -triple arm-unknown-unknown -show-encoding %s | FileCheck %s @ RUN: llvm-mc -mcpu=cortex-a8 -triple arm-unknown-unknown -show-encoding %s | FileCheck %s
@ XFAIL: *
@ Post-indexed @ Post-indexed
@ CHECK: ldrt r1, [r0], r2 @ encoding: [0x02,0x10,0xb0,0xe6] @ CHECK: ldrt r1, [r0], r2 @ encoding: [0x02,0x10,0xb0,0xe6]