6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-30 16:17:05 +00:00
Code Issues Projects Releases Wiki Activity

[ARM64] Fix 'assert("...")' to be 'assert(0 && "...")'. Otherwise, it is

Browse Source 
no assert at all. ;] Some of these should probably be switched to
llvm_unreachable, but I didn't want to perturb the behavior in this
patch.

Found by -Wstring-conversion, which I'll try to turn on in CMake builds
at least as it is finding useful things.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205091 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chandler Carruth
2014-03-29 11:07:40 +00:00
parent 7b837d8c75
commit 3734a337e9
3 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM64/ARM64ISelDAGToDAG.cpp
View File

@@ -1880,7 +1880,7 @@ SDNode *ARM64DAGToDAGISel::Select(SDNode *Node) {
.getVectorElementType() .getVectorElementType()
.getSizeInBits()) { .getSizeInBits()) {
default: default:
assert("Unexpected vector element type!"); assert(0 && "Unexpected vector element type!");
case 64: case 64:
SubReg = ARM64::dsub; SubReg = ARM64::dsub;
break; break;

2
lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp
View File

@@ -230,7 +230,7 @@ getVariant(uint64_t LLVMDisassembler_VariantKind) {
case LLVMDisassembler_VariantKind_ARM64_TLVP: case LLVMDisassembler_VariantKind_ARM64_TLVP:
case LLVMDisassembler_VariantKind_ARM64_TLVOFF: case LLVMDisassembler_VariantKind_ARM64_TLVOFF:
default: default:
assert("bad LLVMDisassembler_VariantKind"); assert(0 && "bad LLVMDisassembler_VariantKind");
return MCSymbolRefExpr::VK_None; return MCSymbolRefExpr::VK_None;
} }
} }

2
lib/Target/ARM64/InstPrinter/ARM64InstPrinter.cpp
View File

@@ -936,7 +936,7 @@ void ARM64InstPrinter::printPostIncOperand(const MCInst *MI, unsigned OpNo,
else else
O << getRegisterName(Reg); O << getRegisterName(Reg);
} else } else
assert("unknown operand kind in printPostIncOperand64"); assert(0 && "unknown operand kind in printPostIncOperand64");
} }
void ARM64InstPrinter::printPostIncOperand1(const MCInst *MI, unsigned OpNo, void ARM64InstPrinter::printPostIncOperand1(const MCInst *MI, unsigned OpNo,