6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-21 18:24:23 +00:00
Code Issues Projects Releases Wiki Activity

For PR950:

Browse Source 
This patch converts the old SHR instruction into two instructions,
AShr (Arithmetic) and LShr (Logical). The Shr instructions now are not
dependent on the sign of their operands.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31542 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Reid Spencer
2006-11-08 06:47:33 +00:00
parent 73fb07566b
commit 3822ff5c71
30 changed files with 4514 additions and 3342 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
lib/Bytecode/Reader/Reader.cpp
View File

@ -719,7 +719,15 @@ BytecodeReader::handleObsoleteOpcodes(
Opcode = Instruction::Shl;
break;
case 31: // Shr
Opcode = Instruction::Shr;
// The type of the instruction is based on the operands. We need to
// select ashr or lshr based on that type. The iType values are hardcoded
// to the values used in bytecode version 5 (and prior) because it is
// likely these codes will change in future versions of LLVM. This if
// statement says "if (integer type and signed)"
if (iType >= 2 && iType <= 9 && iType % 2 != 0)
Opcode = Instruction::AShr;
else
Opcode = Instruction::LShr;
break;
case 32: { //VANext_old ( <= llvm 1.5 )
const Type* ArgTy = getValue(iType, Oprnds[0])->getType();
@ -987,7 +995,8 @@ void BytecodeReader::ParseInstruction(std::vector<unsigned> &Oprnds,
}
case Instruction::Shl:
case Instruction::Shr:
case Instruction::LShr:
case Instruction::AShr:
Result = new ShiftInst(Instruction::OtherOps(Opcode),
getValue(iType, Oprnds[0]),
getValue(Type::UByteTyID, Oprnds[1]));
@ -1707,7 +1716,10 @@ inline unsigned fixCEOpcodes(
Opcode = Instruction::Shl;
break;
case 31: // Shr
Opcode = Instruction::Shr;
if (ArgVec[0]->getType()->isSigned())
Opcode = Instruction::AShr;
else
Opcode = Instruction::LShr;
break;
case 34: // Select
Opcode = Instruction::Select;