6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-26 02:22:29 +00:00
Code Issues Projects Releases Wiki Activity

Lowercase "is" boolean variable prefix for consistency within function, no functionality change.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@180136 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Stephen Lin
2013-04-23 19:30:12 +00:00
parent c0f15f6703
commit 3a1b4f8223
1 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
lib/Target/ARM/ARMISelLowering.cpp
View File

@@ -1368,22 +1368,22 @@ ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
bool isVarArg = CLI.IsVarArg; bool isVarArg = CLI.IsVarArg;
MachineFunction &MF = DAG.getMachineFunction(); MachineFunction &MF = DAG.getMachineFunction();
bool IsStructRet = (Outs.empty()) ? false : Outs[0].Flags.isSRet(); bool isStructRet = (Outs.empty()) ? false : Outs[0].Flags.isSRet();
bool IsThisReturn = false; bool isThisReturn = false;
bool IsSibCall = false; bool isSibCall = false;
// Disable tail calls if they're not supported. // Disable tail calls if they're not supported.
if (!EnableARMTailCalls && !Subtarget->supportsTailCall()) if (!EnableARMTailCalls && !Subtarget->supportsTailCall())
isTailCall = false; isTailCall = false;
if (isTailCall) { if (isTailCall) {
// Check if it's really possible to do a tail call. // Check if it's really possible to do a tail call.
isTailCall = IsEligibleForTailCallOptimization(Callee, CallConv, isTailCall = IsEligibleForTailCallOptimization(Callee, CallConv,
isVarArg, IsStructRet, MF.getFunction()->hasStructRetAttr(), isVarArg, isStructRet, MF.getFunction()->hasStructRetAttr(),
Outs, OutVals, Ins, DAG); Outs, OutVals, Ins, DAG);
// We don't support GuaranteedTailCallOpt for ARM, only automatically // We don't support GuaranteedTailCallOpt for ARM, only automatically
// detected sibcalls. // detected sibcalls.
if (isTailCall) { if (isTailCall) {
++NumTailCalls; ++NumTailCalls;
IsSibCall = true; isSibCall = true;
} }
} }
@@ -1399,12 +1399,12 @@ ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
unsigned NumBytes = CCInfo.getNextStackOffset(); unsigned NumBytes = CCInfo.getNextStackOffset();
// For tail calls, memory operands are available in our caller's stack. // For tail calls, memory operands are available in our caller's stack.
if (IsSibCall) if (isSibCall)
NumBytes = 0; NumBytes = 0;
// Adjust the stack pointer for the new arguments... // Adjust the stack pointer for the new arguments...
// These operations are automatically eliminated by the prolog/epilog pass // These operations are automatically eliminated by the prolog/epilog pass
if (!IsSibCall) if (!isSibCall)
Chain = DAG.getCALLSEQ_START(Chain, DAG.getIntPtrConstant(NumBytes, true)); Chain = DAG.getCALLSEQ_START(Chain, DAG.getIntPtrConstant(NumBytes, true));
SDValue StackPtr = DAG.getCopyFromReg(Chain, dl, ARM::SP, getPointerTy()); SDValue StackPtr = DAG.getCopyFromReg(Chain, dl, ARM::SP, getPointerTy());
@@ -1469,7 +1469,7 @@ ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
if (realArgIdx == 0 && Flags.isReturned() && VA.getLocVT() == MVT::i32) { if (realArgIdx == 0 && Flags.isReturned() && VA.getLocVT() == MVT::i32) {
assert(!Ins.empty() && Ins[0].VT == Outs[0].VT && assert(!Ins.empty() && Ins[0].VT == Outs[0].VT &&
"unexpected use of 'returned'"); "unexpected use of 'returned'");
IsThisReturn = true; isThisReturn = true;
} }
RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
} else if (isByVal) { } else if (isByVal) {
@@ -1510,7 +1510,7 @@ ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
MemOpChains.push_back(DAG.getNode(ARMISD::COPY_STRUCT_BYVAL, dl, VTs, MemOpChains.push_back(DAG.getNode(ARMISD::COPY_STRUCT_BYVAL, dl, VTs,
Ops, array_lengthof(Ops))); Ops, array_lengthof(Ops)));
} }
} else if (!IsSibCall) { } else if (!isSibCall) {
assert(VA.isMemLoc()); assert(VA.isMemLoc());
MemOpChains.push_back(LowerMemOpCallTo(Chain, StackPtr, Arg, MemOpChains.push_back(LowerMemOpCallTo(Chain, StackPtr, Arg,
@@ -1694,7 +1694,7 @@ ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
const uint32_t *Mask; const uint32_t *Mask;
const TargetRegisterInfo *TRI = getTargetMachine().getRegisterInfo(); const TargetRegisterInfo *TRI = getTargetMachine().getRegisterInfo();
const ARMBaseRegisterInfo *ARI = static_cast<const ARMBaseRegisterInfo*>(TRI); const ARMBaseRegisterInfo *ARI = static_cast<const ARMBaseRegisterInfo*>(TRI);
if (IsThisReturn) if (isThisReturn)
// For 'this' returns, use the R0-preserving mask // For 'this' returns, use the R0-preserving mask
Mask = ARI->getThisReturnPreservedMask(CallConv); Mask = ARI->getThisReturnPreservedMask(CallConv);
else else
@@ -1722,8 +1722,8 @@ ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
// Handle result values, copying them out of physregs into vregs that we // Handle result values, copying them out of physregs into vregs that we
// return. // return.
return LowerCallResult(Chain, InFlag, CallConv, isVarArg, Ins, dl, DAG, return LowerCallResult(Chain, InFlag, CallConv, isVarArg, Ins, dl, DAG,
InVals, IsThisReturn, InVals, isThisReturn,
IsThisReturn ? OutVals[0] : SDValue()); isThisReturn ? OutVals[0] : SDValue());
} }
/// HandleByVal - Every parameter *after* a byval parameter is passed /// HandleByVal - Every parameter *after* a byval parameter is passed