6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-06 17:24:34 +00:00
Code Issues Projects Releases Wiki Activity

Make the same change to RegScavenger::backward.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59566 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2008-11-18 23:54:01 +00:00
parent 4b442836fc
commit 3a5b020292
1 changed files with 28 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

37
lib/CodeGen/RegisterScavenging.cpp
View File

@ -282,15 +282,38 @@ void RegScavenger::backward() {
MBBI = prior(MBBI); MBBI = prior(MBBI);
MachineInstr *MI = MBBI; MachineInstr *MI = MBBI;
// Process defs first.
const TargetInstrDesc &TID = MI->getDesc(); const TargetInstrDesc &TID = MI->getDesc();
// Separate register operands into 3 classes: uses, defs, earlyclobbers.
SmallVector<std::pair<const MachineOperand*,unsigned>, 4> UseMOs;
SmallVector<std::pair<const MachineOperand*,unsigned>, 4> DefMOs;
SmallVector<std::pair<const MachineOperand*,unsigned>, 4> EarlyClobberMOs;
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i); const MachineOperand &MO = MI->getOperand(i);
if (!MO.isReg() || !MO.isDef()) if (!MO.isReg() || MO.getReg() == 0)
continue; continue;
if (MO.isUse())
UseMOs.push_back(std::make_pair(&MO,i));
else if (MO.isEarlyClobber())
EarlyClobberMOs.push_back(std::make_pair(&MO,i));
else
DefMOs.push_back(std::make_pair(&MO,i));
}
// Process defs first.
unsigned NumECs = EarlyClobberMOs.size();
unsigned NumDefs = DefMOs.size();
for (unsigned i = 0, e = NumECs + NumDefs; i != e; ++i) {
const MachineOperand &MO = (i < NumDefs)
? *DefMOs[i].first : *EarlyClobberMOs[i-NumDefs].first;
unsigned Idx = (i < NumECs)
? DefMOs[i].second : EarlyClobberMOs[i-NumDefs].second;
// Skip two-address destination operand. // Skip two-address destination operand.
if (TID.findTiedToSrcOperand(i) != -1) if (TID.findTiedToSrcOperand(Idx) != -1)
continue; continue;
unsigned Reg = MO.getReg(); unsigned Reg = MO.getReg();
assert(isUsed(Reg)); assert(isUsed(Reg));
if (!isReserved(Reg)) if (!isReserved(Reg))
@ -299,13 +322,9 @@ void RegScavenger::backward() {
// Process uses. // Process uses.
BitVector UseRegs(NumPhysRegs); BitVector UseRegs(NumPhysRegs);
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { for (unsigned i = 0, e = UseMOs.size(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i); const MachineOperand MO = *UseMOs[i].first;
if (!MO.isReg() || !MO.isUse())
continue;
unsigned Reg = MO.getReg(); unsigned Reg = MO.getReg();
if (Reg == 0)
continue;
assert(isUnused(Reg) || isReserved(Reg)); assert(isUnused(Reg) || isReserved(Reg));
UseRegs.set(Reg); UseRegs.set(Reg);