6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-27 13:30:05 +00:00
Code Issues Projects Releases Wiki Activity

Rewrite instruction operands in AdjustCopiesBackFrom. Fixes PR11861.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149097 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Lang Hames 2012-01-27 00:05:42 +00:00
parent 660a4d9e0a
commit 3b0714d993
2 changed files with 27 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/CodeGen/RegisterCoalescer.cpp
View File

@ -553,10 +553,12 @@ bool RegisterCoalescer::AdjustCopiesBackFrom(const CoalescerPair &CP,
if (UIdx != -1) {
ValLREndInst->getOperand(UIdx).setIsKill(false);
}
// If the copy instruction was killing the destination register before the
// merge, find the last use and trim the live range. That will also add the
// isKill marker.
// Rewrite the copy. If the copy instruction was killing the destination
// register before the merge, find the last use and trim the live range. That
// will also add the isKill marker.
CopyMI->substituteRegister(IntA.reg, IntB.reg, CP.getSubIdx(),
*TRI);
if (ALR->end == CopyIdx)
LIS->shrinkToUses(&IntA);

21
test/CodeGen/ARM/2012-01-26-CoalescerBug.ll Normal file
View File

@ -0,0 +1,21 @@
; RUN: llc < %s -verify-coalescing
; PR11861
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:64:128-a0:0:64-n32-S64"
target triple = "armv7-none-linux-eabi"
define arm_aapcs_vfpcc void @foo() nounwind uwtable align 2 {
br label %1
; <label>:1 ; preds = %1, %0
%2 = phi <4 x float> [ undef, %0 ], [ %11, %1 ]
%3 = bitcast <4 x float> %2 to <2 x i64>
%4 = shufflevector <2 x i64> %3, <2 x i64> undef, <1 x i32> zeroinitializer
%5 = xor <2 x i32> zeroinitializer, <i32 -1, i32 -1>
%6 = bitcast <2 x i32> zeroinitializer to <2 x float>
%7 = shufflevector <2 x float> zeroinitializer, <2 x float> %6, <2 x i32> <i32 0, i32 2>
%8 = shufflevector <2 x i64> %3, <2 x i64> undef, <1 x i32> <i32 1>
%9 = bitcast <2 x float> %7 to <1 x i64>
%10 = shufflevector <1 x i64> %9, <1 x i64> %8, <2 x i32> <i32 0, i32 1>
%11 = bitcast <2 x i64> %10 to <4 x float>
br label %1
}