6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 18:34:09 +00:00
Code Issues Projects Releases Wiki Activity

Change bools to 1-bit bitfields to shrink ArgListEntry slightly.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@52918 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2008-06-30 20:33:57 +00:00
parent a44b674a42
commit 3d3c3e0cfa
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
include/llvm/Target/TargetLowering.h
View File

@ -975,12 +975,12 @@ public:
struct ArgListEntry {
SDOperand Node;
const Type* Ty;
bool isSExt;
bool isZExt;
bool isInReg;
bool isSRet;
bool isNest;
bool isByVal;
bool isSExt : 1;
bool isZExt : 1;
bool isInReg : 1;
bool isSRet : 1;
bool isNest : 1;
bool isByVal : 1;
uint16_t Alignment;
ArgListEntry() : isSExt(false), isZExt(false), isInReg(false),