From 3de6ee1ae69644ccdbb2f2f4550817de00719e90 Mon Sep 17 00:00:00 2001
From: Michael Kuperstein <michael.m.kuperstein@intel.com>
Date: Sun, 2 Mar 2014 15:26:36 +0000
Subject: [PATCH] Ensure bitcode encoding of instructions and their operands
 stays stable. This includes instructions that relate to memory access
 (load/store/GEP), comparison instructions and calls.

Work was done by lama.saba@intel.com.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202647 91177308-0d34-0410-b5e6-96231b3b80d8
---
 test/Bitcode/memInstructions.3.2.ll           | 308 ++++++++++++++++++
 test/Bitcode/memInstructions.3.2.ll.bc        | Bin 0 -> 1728 bytes
 test/Bitcode/miscInstructions.3.2.ll          | 126 +++++++
 test/Bitcode/miscInstructions.3.2.ll.bc       | Bin 0 -> 908 bytes
 test/Bitcode/variableArgumentIntrinsic.3.2.ll |  33 ++
 .../variableArgumentIntrinsic.3.2.ll.bc       | Bin 0 -> 456 bytes
 6 files changed, 467 insertions(+)
 create mode 100644 test/Bitcode/memInstructions.3.2.ll
 create mode 100644 test/Bitcode/memInstructions.3.2.ll.bc
 create mode 100644 test/Bitcode/miscInstructions.3.2.ll
 create mode 100644 test/Bitcode/miscInstructions.3.2.ll.bc
 create mode 100644 test/Bitcode/variableArgumentIntrinsic.3.2.ll
 create mode 100644 test/Bitcode/variableArgumentIntrinsic.3.2.ll.bc

diff --git a/test/Bitcode/memInstructions.3.2.ll b/test/Bitcode/memInstructions.3.2.ll
new file mode 100644
index 00000000000..868e4b5f4d1
--- /dev/null
+++ b/test/Bitcode/memInstructions.3.2.ll
@@ -0,0 +1,308 @@
+; RUN:  llvm-dis < %s.bc| FileCheck %s
+
+; memOperations.3.2.ll.bc was generated by passing this file to llvm-as-3.2.
+; The test checks that LLVM does not misread memory related instructions of
+; older bitcode files.
+
+define void @alloca(){
+entry:
+; CHECK: %res1 = alloca i8
+  %res1 = alloca i8
+  
+; CHECK-NEXT: %res2 = alloca i8, i32 2
+  %res2 = alloca i8, i32 2
+
+; CHECK-NEXT: %res3 = alloca i8, i32 2, align 4
+  %res3 = alloca i8, i32 2, align 4
+  
+; CHECK-NEXT: %res4 = alloca i8, align 4
+  %res4 = alloca i8, align 4
+  
+  ret void
+}
+
+define void @load(){
+entry:
+  %ptr1 = alloca i8
+  store i8 2, i8* %ptr1
+  
+; CHECK: %res1 = load i8* %ptr1
+  %res1 = load i8* %ptr1
+  
+; CHECK-NEXT: %res2 = load volatile i8* %ptr1
+  %res2 = load volatile i8* %ptr1
+  
+; CHECK-NEXT: %res3 = load i8* %ptr1, align 1
+  %res3 = load i8* %ptr1, align 1
+  
+; CHECK-NEXT: %res4 = load volatile i8* %ptr1, align 1
+  %res4 = load volatile i8* %ptr1, align 1
+  
+; CHECK-NEXT: %res5 = load i8* %ptr1, !nontemporal !0
+  %res5 = load i8* %ptr1, !nontemporal !0
+  
+; CHECK-NEXT: %res6 = load volatile i8* %ptr1, !nontemporal !0
+  %res6 = load volatile i8* %ptr1, !nontemporal !0
+  
+; CHECK-NEXT: %res7 = load i8* %ptr1, align 1, !nontemporal !0
+  %res7 = load i8* %ptr1, align 1, !nontemporal !0
+  
+; CHECK-NEXT: %res8 = load volatile i8* %ptr1, align 1, !nontemporal !0
+  %res8 = load volatile i8* %ptr1, align 1, !nontemporal !0
+  
+; CHECK-NEXT: %res9 = load i8* %ptr1, !invariant.load !1
+  %res9 = load i8* %ptr1, !invariant.load !1
+  
+; CHECK-NEXT: %res10 = load volatile i8* %ptr1, !invariant.load !1
+  %res10 = load volatile i8* %ptr1, !invariant.load !1
+  
+; CHECK-NEXT: %res11 = load i8* %ptr1, align 1, !invariant.load !1
+  %res11 = load i8* %ptr1, align 1, !invariant.load !1
+  
+; CHECK-NEXT: %res12 = load volatile i8* %ptr1, align 1, !invariant.load !1
+  %res12 = load volatile i8* %ptr1, align 1, !invariant.load !1
+  
+; CHECK-NEXT: %res13 = load i8* %ptr1, {{[(!nontemporal !0, !invariant.load !1) | (!invariant.load !1, !nontemporal !0)]}}
+  %res13 = load i8* %ptr1, !nontemporal !0, !invariant.load !1
+  
+; CHECK-NEXT: %res14 = load volatile i8* %ptr1, {{[(!nontemporal !0, !invariant.load !1) | (!invariant.load !1, !nontemporal !0)]}}
+  %res14 = load volatile i8* %ptr1, !nontemporal !0, !invariant.load !1
+  
+; CHECK-NEXT: %res15 = load i8* %ptr1, align 1, {{[(!nontemporal !0, !invariant.load !1) | (!invariant.load !1, !nontemporal !0)]}}
+  %res15 = load i8* %ptr1, align 1, !nontemporal !0, !invariant.load !1
+  
+; CHECK-NEXT: %res16 = load volatile i8* %ptr1, align 1, {{[(!nontemporal !0, !invariant.load !1) | (!invariant.load !1, !nontemporal !0)]}}
+  %res16 = load volatile i8* %ptr1, align 1, !nontemporal !0, !invariant.load !1
+  
+  ret void
+}
+
+define void @loadAtomic(){
+entry:
+  %ptr1 = alloca i8
+  store i8 2, i8* %ptr1
+  
+; CHECK: %res1 = load atomic i8* %ptr1 unordered, align 1
+  %res1 = load atomic i8* %ptr1 unordered, align 1
+  
+; CHECK-NEXT: %res2 = load atomic i8* %ptr1 monotonic, align 1
+  %res2 = load atomic i8* %ptr1 monotonic, align 1
+  
+; CHECK-NEXT: %res3 = load atomic i8* %ptr1 acquire, align 1
+  %res3 = load atomic i8* %ptr1 acquire, align 1
+  
+; CHECK-NEXT: %res4 = load atomic i8* %ptr1 seq_cst, align 1
+  %res4 = load atomic i8* %ptr1 seq_cst, align 1
+  
+; CHECK-NEXT: %res5 = load atomic volatile i8* %ptr1 unordered, align 1
+  %res5 = load atomic volatile i8* %ptr1 unordered, align 1
+  
+; CHECK-NEXT: %res6 = load atomic volatile i8* %ptr1 monotonic, align 1
+  %res6 = load atomic volatile i8* %ptr1 monotonic, align 1
+  
+; CHECK-NEXT: %res7 = load atomic volatile i8* %ptr1 acquire, align 1
+  %res7 = load atomic volatile i8* %ptr1 acquire, align 1
+  
+; CHECK-NEXT: %res8 = load atomic volatile i8* %ptr1 seq_cst, align 1
+  %res8 = load atomic volatile i8* %ptr1 seq_cst, align 1
+  
+; CHECK-NEXT: %res9 = load atomic i8* %ptr1 singlethread unordered, align 1
+  %res9 = load atomic i8* %ptr1 singlethread unordered, align 1
+  
+; CHECK-NEXT: %res10 = load atomic i8* %ptr1 singlethread monotonic, align 1
+  %res10 = load atomic i8* %ptr1 singlethread monotonic, align 1
+  
+; CHECK-NEXT: %res11 = load atomic i8* %ptr1 singlethread acquire, align 1
+  %res11 = load atomic i8* %ptr1 singlethread acquire, align 1
+  
+; CHECK-NEXT: %res12 = load atomic i8* %ptr1 singlethread seq_cst, align 1
+  %res12 = load atomic i8* %ptr1 singlethread seq_cst, align 1
+  
+; CHECK-NEXT: %res13 = load atomic volatile i8* %ptr1 singlethread unordered, align 1
+  %res13 = load atomic volatile i8* %ptr1 singlethread unordered, align 1
+  
+; CHECK-NEXT: %res14 = load atomic volatile i8* %ptr1 singlethread monotonic, align 1
+  %res14 = load atomic volatile i8* %ptr1 singlethread monotonic, align 1
+  
+; CHECK-NEXT: %res15 = load atomic volatile i8* %ptr1 singlethread acquire, align 1
+  %res15 = load atomic volatile i8* %ptr1 singlethread acquire, align 1
+  
+; CHECK-NEXT: %res16 = load atomic volatile i8* %ptr1 singlethread seq_cst, align 1
+  %res16 = load atomic volatile i8* %ptr1 singlethread seq_cst, align 1
+  
+  ret void
+}
+
+define void @store(){
+entry:
+  %ptr1 = alloca i8
+  
+; CHECK: store i8 2, i8* %ptr1
+  store i8 2, i8* %ptr1
+  
+; CHECK-NEXT: store volatile i8 2, i8* %ptr1
+  store volatile i8 2, i8* %ptr1
+  
+; CHECK-NEXT: store i8 2, i8* %ptr1, align 1
+  store i8 2, i8* %ptr1, align 1
+  
+; CHECK-NEXT: store volatile i8 2, i8* %ptr1, align 1
+  store volatile i8 2, i8* %ptr1, align 1
+  
+; CHECK-NEXT: store i8 2, i8* %ptr1, !nontemporal !0
+  store i8 2, i8* %ptr1, !nontemporal !0
+  
+; CHECK-NEXT: store volatile i8 2, i8* %ptr1, !nontemporal !0
+  store volatile i8 2, i8* %ptr1, !nontemporal !0
+  
+; CHECK-NEXT: store i8 2, i8* %ptr1, align 1, !nontemporal !0
+  store i8 2, i8* %ptr1, align 1, !nontemporal !0
+  
+; CHECK-NEXT: store volatile i8 2, i8* %ptr1, align 1, !nontemporal !0
+  store volatile i8 2, i8* %ptr1, align 1, !nontemporal !0
+  
+  ret void
+}
+
+define void @storeAtomic(){
+entry:
+  %ptr1 = alloca i8
+  
+; CHECK: store atomic i8 2, i8* %ptr1 unordered, align 1
+  store atomic i8 2, i8* %ptr1 unordered, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 monotonic, align 1
+  store atomic i8 2, i8* %ptr1 monotonic, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 release, align 1
+  store atomic i8 2, i8* %ptr1 release, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 seq_cst, align 1
+  store atomic i8 2, i8* %ptr1 seq_cst, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 unordered, align 1
+  store atomic volatile i8 2, i8* %ptr1 unordered, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 monotonic, align 1
+  store atomic volatile i8 2, i8* %ptr1 monotonic, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 release, align 1
+  store atomic volatile i8 2, i8* %ptr1 release, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 seq_cst, align 1
+  store atomic volatile i8 2, i8* %ptr1 seq_cst, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 singlethread unordered, align 1
+  store atomic i8 2, i8* %ptr1 singlethread unordered, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 singlethread monotonic, align 1
+  store atomic i8 2, i8* %ptr1 singlethread monotonic, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 singlethread release, align 1
+  store atomic i8 2, i8* %ptr1 singlethread release, align 1
+  
+; CHECK-NEXT: store atomic i8 2, i8* %ptr1 singlethread seq_cst, align 1
+  store atomic i8 2, i8* %ptr1 singlethread seq_cst, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 singlethread unordered, align 1
+  store atomic volatile i8 2, i8* %ptr1 singlethread unordered, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 singlethread monotonic, align 1
+  store atomic volatile i8 2, i8* %ptr1 singlethread monotonic, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 singlethread release, align 1
+  store atomic volatile i8 2, i8* %ptr1 singlethread release, align 1
+  
+; CHECK-NEXT: store atomic volatile i8 2, i8* %ptr1 singlethread seq_cst, align 1
+  store atomic volatile i8 2, i8* %ptr1 singlethread seq_cst, align 1
+  
+  ret void
+}
+
+define void @cmpxchg(i32* %ptr,i32 %cmp,i32 %new){
+entry:
+  ;cmpxchg [volatile] <ty>* <pointer>, <ty> <cmp>, <ty> <new> [singlethread] <ordering>
+
+; CHECK: %res1 = cmpxchg i32* %ptr, i32 %cmp, i32 %new monotonic
+  %res1 = cmpxchg i32* %ptr, i32 %cmp, i32 %new monotonic
+  
+; CHECK-NEXT: %res2 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new monotonic
+  %res2 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new monotonic
+  
+; CHECK-NEXT: %res3 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread monotonic
+  %res3 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread monotonic
+  
+; CHECK-NEXT: %res4 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread monotonic
+  %res4 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread monotonic
+  
+  
+; CHECK-NEXT: %res5 = cmpxchg i32* %ptr, i32 %cmp, i32 %new acquire
+  %res5 = cmpxchg i32* %ptr, i32 %cmp, i32 %new acquire
+  
+; CHECK-NEXT: %res6 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new acquire
+  %res6 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new acquire
+  
+; CHECK-NEXT: %res7 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread acquire
+  %res7 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread acquire
+  
+; CHECK-NEXT: %res8 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread acquire
+  %res8 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread acquire
+  
+  
+; CHECK-NEXT: %res9 = cmpxchg i32* %ptr, i32 %cmp, i32 %new release
+  %res9 = cmpxchg i32* %ptr, i32 %cmp, i32 %new release
+  
+; CHECK-NEXT: %res10 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new release
+  %res10 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new release
+  
+; CHECK-NEXT: %res11 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread release
+  %res11 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread release
+  
+; CHECK-NEXT: %res12 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread release
+  %res12 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread release
+  
+  
+; CHECK-NEXT: %res13 = cmpxchg i32* %ptr, i32 %cmp, i32 %new acq_rel
+  %res13 = cmpxchg i32* %ptr, i32 %cmp, i32 %new acq_rel
+  
+; CHECK-NEXT: %res14 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new acq_rel
+  %res14 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new acq_rel
+  
+; CHECK-NEXT: %res15 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread acq_rel
+  %res15 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread acq_rel
+  
+; CHECK-NEXT: %res16 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread acq_rel
+  %res16 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread acq_rel
+  
+  
+; CHECK-NEXT: %res17 = cmpxchg i32* %ptr, i32 %cmp, i32 %new seq_cst
+  %res17 = cmpxchg i32* %ptr, i32 %cmp, i32 %new seq_cst
+  
+; CHECK-NEXT: %res18 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new seq_cst
+  %res18 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new seq_cst
+  
+; CHECK-NEXT: %res19 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread seq_cst
+  %res19 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread seq_cst
+  
+; CHECK-NEXT: %res20 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread seq_cst
+  %res20 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread seq_cst
+
+  ret void
+}
+
+define void @getelementptr({i8, i8}* %s, <4 x i8*> %ptrs, <4 x i64> %offsets ){
+entry:
+; CHECK: %res1 = getelementptr { i8, i8 }* %s, i32 1, i32 1
+  %res1 = getelementptr {i8, i8}* %s, i32 1, i32 1
+  
+; CHECK-NEXT: %res2 = getelementptr inbounds { i8, i8 }* %s, i32 1, i32 1
+  %res2 = getelementptr inbounds {i8, i8}* %s, i32 1, i32 1
+  
+; CHECK-NEXT: %res3 = getelementptr <4 x i8*> %ptrs, <4 x i64> %offsets
+  %res3 = getelementptr <4 x i8*> %ptrs, <4 x i64> %offsets
+  
+  ret void
+}
+
+!0 = metadata !{ i32 1 }
+!1 = metadata !{}
\ No newline at end of file
diff --git a/test/Bitcode/memInstructions.3.2.ll.bc b/test/Bitcode/memInstructions.3.2.ll.bc
new file mode 100644
index 0000000000000000000000000000000000000000..d75954a301b64e985c78b3e2d7d457759fa51bb3
GIT binary patch
literal 1728
zcmcgsZA@Eb6h61TZ7*<J-rHWxEmXYaW2p%wg?*&NVft~)iZa8;VwO~s!hlRO7J+4h
zA0{ny-NtZ1AcSRE!ju^PEZH)}X#CN_L^4q`)TtpV1T$mQI2_Kuo^vlt7UTZ<Cii*I
zd!Bnf-gEA`;YjueuLy9J11K0$!2|$Kd~B)mH$%&Oqm|XxjdN+S(jvG^`STq~Icf@z
z7ldb7tsD@P#{62XB9=eqEx*~C6y4sw3fpo_>X@6E3ohM5mvBxs{MDAl^3=}L{6yJo
z8eubiWlVN9jf@tgXPcN-4wWF^6|%_&FSv(qdAN>rzi`{#pib7Anw181I-GpB_=6Ps
zi^${^m-3ci2w4_21jzU(dt81^GK8deWao9UrPNTV1-u2N+R|y}mYT*!^L8Cr;v>bC
zs2fy3zkejXp^zs!dvM<^Bt17bJl!%^e>M_GFOG(jw!r~g|8%c-7Ycu8j_sslw-_#6
z$UXV_6;HR{qQ5p=vSO}Zj?|Bu>sJ!usR7%mnKOMyZ36?gLBV!%ddu_6y5j+J{5j^>
zSa)o%TYtOf*a$i>9Q3LHg}6TvtaA9LLr0kFIuma<eIdJZWd~o-j!rD9Lq#6b{g)Qn
zl_Xbnz8rSV;G4SMF0cNi@c`}U!-YOve5i`yPG#6Lf_IT_y+)AKL8POoIC!ujZ);|s
z$?a1?Eq&;cNs`8U3N$VDehrhn8^{_ypTYf6pC=yr9F|f5GB{Ox>TJxSnpY*^+$6NB
z)v4*2UA3*cgb|8UjP?&O!fXjINvp>tjPOw-M)+$gxWDbtnkGrD2TP)eFUJXcE)l-I
zM)*ca1LEa4;nk;tp*?Nsi<oAsp5{EI`TZUAoW5j6B^8pZ0iZo@U4(h@40p`U%-_~l
zSg&<8Ur2m<&6Ar-)eTig`uTYNCvYM0{FaiHjy<iK14Gr(PB?&;#+{$V{qc96utph#
z{I4_%oXSsFKV}fY1LG2Sh)O&$N=RoUo)|TxGfv>};Nw(48z-3Y;O7!}h`M-U0wJAo
z@x%l}383o1|5`r`r+-H@1CPHyHJ(RcKtK|Z^r#L~H=~b--xoI8OueBwjAs_GHyP}W
z1AC)dQKheT6~Kqmf5v^=+Mx15Hd?G;)Uf~61Rn;Ln@dRoR$V7U2FV*FGe|7FVF`w%
zX~!~aSb||`ki0=Mrjthb|9uBav|R;w4tE!yn@rWvC(vfK)(9!q<W?*-VDfh*6pJKe
zCsVzO#ZP3Pk|Q#&4}0E~@Z~v0B(MAOf<)f%aT1dD8^9wOu)7$NTLF7Bk=ua~k<vC;
zkc>&PjATutlpu0%V~WV4y_^-v!$n03WXv3tVQy1?VdV(JN&Ao{ZEIghOMeyD$FDT1
z#rE~&M<RzCT5#&We39^*Zo;*bgg<5oH>U`HeuwZ^ql@z-|FJ}P{|@2b8UOyaPWofK
zN2B;1jp7L!Md$HCRMuf0wAxhw`Z;60*kX`v+O-zZ%gmH2<fGp3o?$WiA5>gi*pN?a
WP2<(*@#`h@*cnHUt9E>GXZ-`EvYw~_

literal 0
HcmV?d00001

diff --git a/test/Bitcode/miscInstructions.3.2.ll b/test/Bitcode/miscInstructions.3.2.ll
new file mode 100644
index 00000000000..bceae20109c
--- /dev/null
+++ b/test/Bitcode/miscInstructions.3.2.ll
@@ -0,0 +1,126 @@
+; RUN:  llvm-dis < %s.bc| FileCheck %s
+
+; miscInstructions.3.2.ll.bc was generated by passing this file to llvm-as-3.2.
+; The test checks that LLVM does not misread miscellaneous instructions of
+; older bitcode files.
+
+define void @icmp(i32 %x1, i32 %x2, i32* %ptr1, i32* %ptr2, <2 x i32> %vec1, <2 x i32> %vec2){
+entry:
+; CHECK: %res1 = icmp eq i32 %x1, %x2
+  %res1 = icmp eq i32 %x1, %x2
+  
+; CHECK-NEXT: %res2 = icmp ne i32 %x1, %x2
+  %res2 = icmp ne i32 %x1, %x2
+  
+; CHECK-NEXT: %res3 = icmp ugt i32 %x1, %x2
+  %res3 = icmp ugt i32 %x1, %x2
+  
+; CHECK-NEXT: %res4 = icmp uge i32 %x1, %x2
+  %res4 = icmp uge i32 %x1, %x2
+  
+; CHECK-NEXT: %res5 = icmp ult i32 %x1, %x2
+  %res5 = icmp ult i32 %x1, %x2
+  
+; CHECK-NEXT: %res6 = icmp ule i32 %x1, %x2
+  %res6 = icmp ule i32 %x1, %x2
+  
+; CHECK-NEXT: %res7 = icmp sgt i32 %x1, %x2
+  %res7 = icmp sgt i32 %x1, %x2
+  
+; CHECK-NEXT: %res8 = icmp sge i32 %x1, %x2
+  %res8 = icmp sge i32 %x1, %x2
+  
+; CHECK-NEXT: %res9 = icmp slt i32 %x1, %x2
+  %res9 = icmp slt i32 %x1, %x2
+  
+; CHECK-NEXT: %res10 = icmp sle i32 %x1, %x2
+  %res10 = icmp sle i32 %x1, %x2
+  
+; CHECK-NEXT: %res11 = icmp eq i32* %ptr1, %ptr2
+  %res11 = icmp eq i32* %ptr1, %ptr2
+  
+; CHECK-NEXT: %res12 = icmp eq <2 x i32> %vec1, %vec2
+  %res12 = icmp eq <2 x i32> %vec1, %vec2
+  
+  ret void
+}
+
+
+define void @fcmp(float %x1, float %x2, <2 x float> %vec1, <2 x float> %vec2){
+entry:
+; CHECK: %res1 = fcmp oeq float %x1, %x2
+  %res1 = fcmp oeq float %x1, %x2
+  
+; CHECK-NEXT: %res2 = fcmp one float %x1, %x2
+  %res2 = fcmp one float %x1, %x2
+  
+; CHECK-NEXT: %res3 = fcmp ugt float %x1, %x2
+  %res3 = fcmp ugt float %x1, %x2
+  
+; CHECK-NEXT: %res4 = fcmp uge float %x1, %x2
+  %res4 = fcmp uge float %x1, %x2
+  
+; CHECK-NEXT: %res5 = fcmp ult float %x1, %x2
+  %res5 = fcmp ult float %x1, %x2
+  
+; CHECK-NEXT: %res6 = fcmp ule float %x1, %x2
+  %res6 = fcmp ule float %x1, %x2
+  
+; CHECK-NEXT: %res7 = fcmp ogt float %x1, %x2
+  %res7 = fcmp ogt float %x1, %x2
+  
+; CHECK-NEXT: %res8 = fcmp oge float %x1, %x2
+  %res8 = fcmp oge float %x1, %x2
+  
+; CHECK-NEXT: %res9 = fcmp olt float %x1, %x2
+  %res9 = fcmp olt float %x1, %x2
+  
+; CHECK-NEXT: %res10 = fcmp ole float %x1, %x2
+  %res10 = fcmp ole float %x1, %x2
+  
+; CHECK-NEXT: %res11 = fcmp ord float %x1, %x2
+  %res11 = fcmp ord float %x1, %x2
+  
+; CHECK-NEXT: %res12 = fcmp ueq float %x1, %x2
+  %res12 = fcmp ueq float %x1, %x2
+  
+; CHECK-NEXT: %res13 = fcmp une float %x1, %x2
+  %res13 = fcmp une float %x1, %x2
+  
+; CHECK-NEXT: %res14 = fcmp uno float %x1, %x2
+  %res14 = fcmp uno float %x1, %x2
+  
+; CHECK-NEXT: %res15 = fcmp true float %x1, %x2
+  %res15 = fcmp true float %x1, %x2
+  
+; CHECK-NEXT: %res16 = fcmp false float %x1, %x2
+  %res16 = fcmp false float %x1, %x2
+  
+; CHECK-NEXT: %res17 = fcmp oeq <2 x float> %vec1, %vec2
+  %res17 = fcmp oeq <2 x float> %vec1, %vec2
+  
+  ret void
+}
+
+declare i32 @printf(i8* noalias nocapture, ...)
+
+define void @call(i32 %x, i8* %msg ){
+entry:
+
+; CHECK: %res1 = call i32 @test(i32 %x)
+  %res1 = call i32 @test(i32 %x)
+  
+; CHECK-NEXT: %res2 = tail call i32 @test(i32 %x)
+  %res2 = tail call i32 @test(i32 %x)
+  
+; CHECK-NEXT: %res3 = call i32 (i8*, ...)* @printf(i8* %msg, i32 12, i8 42)
+  %res3 = call i32 (i8*, ...)* @printf(i8* %msg, i32 12, i8 42)
+  
+  ret void
+}
+
+define i32 @test(i32 %x){
+entry:
+
+  ret i32 %x
+}
diff --git a/test/Bitcode/miscInstructions.3.2.ll.bc b/test/Bitcode/miscInstructions.3.2.ll.bc
new file mode 100644
index 0000000000000000000000000000000000000000..9d479b506171764b8fd87e9611ce20bbf34e761a
GIT binary patch
literal 908
zcmXw2Ur19?7(d&+bJy)o&z*O1mnNGtFff>#u?Y%y+f^nka5_cE2e)c(lc^>35L~yb
z_-7Bg#0+~-S<qt;)=Ll0D`BO93Y93481@j6lD_wyjSigO_wl>;`+ev4-E;kcwQqJ7
zq3;MGW6FlK5Y4dlqmEhMCf#0wT}@ey!d}%e)@ph>CiAUYf7a;FVHfXZgm!~Vstp=u
z?2e62nYG%7YW15zF7{&Sh4}7N13K*jLKM+f5bwiuDWqu9hL8oKt0q`#yE8^VuE{9?
z$I9{yZw^gmj7lzqI~-`3?iZtikNKeS;}~1xMk<pE8~V4JloJMbb~DqxR<ZZT6xQaO
zQvHH&hG+-ohyz%{N^LP&!_PHZ8_CD(%8Qg!nk*)AGgwC)Y&RoUZ5&m_c}>eiz^kYk
zzpQ`wKtH@N$ey6`-?;2tE_1W~>h=7UPs>$tr>^i?x^jzZ*$lK~s20!|v?0VmY!gFD
z<5T%e3c4+qL|*$>K%>moZAwA)MtF>(HiWK2tf2GBbXd+O)u@tBQbQB@WFVCRE;|F<
z${cX77JyTq0k^jV+;NU%P!UjN%{T=Ez6?4gK1s>lqB(ANz${6@w>L3ozZemlyCRj^
zv(Ripx8A)tn%r*-OG;#~hv1hu!Gn1*qI4{3!(8eS((Qz}xDm=%8=!puvnVO|7AcN1
z50nGh1Z@f{YD1_IGIDmRfmThrDC-f%T!%^FBUo^%rqW&3Q#a{6d|9W$`LSv;b+I1r
zcEjPR_kEH&_o^mNVLibe_o1_WEt%$ZLK%%vHE5nd&)fm@+#SHgM=SBsW9wVBGEWlb
zRw;NRQ2}^A!2_-)EPxjYz0}IA+Ofs{b%c2Osqetsd~}}Vf5r*^DtJAf2l2?FmgBMs
z;_?k~c|=^!k?UFbCge_5(7t*Mk=!EQkdB05#*Pvi@f#Bw4c*od>qlZIrV6ts-@4c?
o?sR6Oy8PWzGQVqNey_>=3d%)oeNnsQNG$#j#kwBc2mJr_4-sbg)Bpeg

literal 0
HcmV?d00001

diff --git a/test/Bitcode/variableArgumentIntrinsic.3.2.ll b/test/Bitcode/variableArgumentIntrinsic.3.2.ll
new file mode 100644
index 00000000000..35fe0e25282
--- /dev/null
+++ b/test/Bitcode/variableArgumentIntrinsic.3.2.ll
@@ -0,0 +1,33 @@
+; RUN:  llvm-dis < %s.bc| FileCheck %s
+
+; vaArgIntrinsic.3.2.ll.bc was generated by passing this file to llvm-as-3.2.
+; The test checks that LLVM does not misread variable argument intrinsic instructions
+; of older bitcode files.
+
+define i32 @varArgIntrinsic(i32 %X, ...) {
+
+  %ap = alloca i8*
+  %ap2 = bitcast i8** %ap to i8*
+  
+; CHECK: call void @llvm.va_start(i8* %ap2)
+  call void @llvm.va_start(i8* %ap2)
+
+; CHECK-NEXT: %tmp = va_arg i8** %ap, i32
+  %tmp = va_arg i8** %ap, i32
+
+  %aq = alloca i8*
+  %aq2 = bitcast i8** %aq to i8*
+  
+; CHECK: call void @llvm.va_copy(i8* %aq2, i8* %ap2)
+  call void @llvm.va_copy(i8* %aq2, i8* %ap2)
+; CHECK-NEXT: call void @llvm.va_end(i8* %aq2)
+  call void @llvm.va_end(i8* %aq2)
+
+; CHECK-NEXT:  call void @llvm.va_end(i8* %ap2)
+  call void @llvm.va_end(i8* %ap2)
+  ret i32 %tmp
+}
+
+declare void @llvm.va_start(i8*)
+declare void @llvm.va_copy(i8*, i8*)
+declare void @llvm.va_end(i8*)
\ No newline at end of file
diff --git a/test/Bitcode/variableArgumentIntrinsic.3.2.ll.bc b/test/Bitcode/variableArgumentIntrinsic.3.2.ll.bc
new file mode 100644
index 0000000000000000000000000000000000000000..066e102b1da900badb11a11e0db4cf2f7e82086c
GIT binary patch
literal 456
zcmZ>AK5$Qwhk+rVfq{X$Nr8b0NDBcmd!zD1#}h1`Yyw7>lNeigR9QJB<yg9t8U$RK
zoF;KQwFnrASa3*qav8a(cyLWnR6Y{az$2+xq{4oJLojK@f)x(OJ}?5!@swa-U<R4p
z@*fD~4*;1AoeB&Lyg=GWiGx!irIkfkX-Nx^c-*pZf{2h$M-O*Pi;sX#F-t-KD?^uH
zgC$eT3Xb5E)EQb%S`5x2AX9-rVv&pk0}GIGKtPp|NdY9(rok@20Fs{2&L{|^j5!))
zjy#k}6JfONaJFbU+~d^1URl9jJfo2383X@Y0lqH{e8xOZa)%Deo?9rBX21$o)+~L7
z+4h99Z4a|8(2PO_1_og8FtB|HaaiKocEd;Tl1E1Z^XW|?J@Jh87kShU=y)IfA^L&)
zTyvzuW*yPT;Rp169ZVP#f%+tY`h-~=bp(Jk$XP6^KsO0;1u%$T>5~v(C}1h(?P56N
zqT#?86JVVbz~CSxpv=a?pm4B*k&%I8qO%21BRf!EngT<=B9HLr8wVL|wrTP(q(nC{
MIJgNM0ZPFE0L(&e5&!@I

literal 0
HcmV?d00001