6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-09 13:33:17 +00:00
Code Issues Projects Releases Wiki Activity

Fix -Wcast-qual warnings.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@101655 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2010-04-17 17:42:52 +00:00
parent 89f94926b0
commit 3fb150a902
4 changed files with 12 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/CodeGen/ScheduleDAGInstrs.cpp
View File

@ -272,8 +272,8 @@ void ScheduleDAGInstrs::BuildSchedGraph(AliasAnalysis *AA) {
// perform its own adjustments. // perform its own adjustments.
const SDep& dep = SDep(SU, SDep::Data, LDataLatency, Reg); const SDep& dep = SDep(SU, SDep::Data, LDataLatency, Reg);
if (!UnitLatencies) { if (!UnitLatencies) {
ComputeOperandLatency(SU, UseSU, (SDep &)dep); ComputeOperandLatency(SU, UseSU, const_cast<SDep &>(dep));
ST.adjustSchedDependency(SU, UseSU, (SDep &)dep); ST.adjustSchedDependency(SU, UseSU, const_cast<SDep &>(dep));
} }
UseSU->addPred(dep); UseSU->addPred(dep);
} }
@ -285,8 +285,8 @@ void ScheduleDAGInstrs::BuildSchedGraph(AliasAnalysis *AA) {
continue; continue;
const SDep& dep = SDep(SU, SDep::Data, DataLatency, *Alias); const SDep& dep = SDep(SU, SDep::Data, DataLatency, *Alias);
if (!UnitLatencies) { if (!UnitLatencies) {
ComputeOperandLatency(SU, UseSU, (SDep &)dep); ComputeOperandLatency(SU, UseSU, const_cast<SDep &>(dep));
ST.adjustSchedDependency(SU, UseSU, (SDep &)dep); ST.adjustSchedDependency(SU, UseSU, const_cast<SDep &>(dep));
} }
UseSU->addPred(dep); UseSU->addPred(dep);
} }

4
lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
View File

@ -353,8 +353,8 @@ void ScheduleDAGSDNodes::AddSchedEdges() {
const SDep& dep = SDep(OpSU, isChain ? SDep::Order : SDep::Data, const SDep& dep = SDep(OpSU, isChain ? SDep::Order : SDep::Data,
OpSU->Latency, PhysReg); OpSU->Latency, PhysReg);
if (!isChain && !UnitLatencies) { if (!isChain && !UnitLatencies) {
ComputeOperandLatency(OpSU, SU, (SDep &)dep); ComputeOperandLatency(OpSU, SU, const_cast<SDep &>(dep));
ST.adjustSchedDependency(OpSU, SU, (SDep &)dep); ST.adjustSchedDependency(OpSU, SU, const_cast<SDep &>(dep));
} }
SU->addPred(dep); SU->addPred(dep);

2
lib/ExecutionEngine/JIT/JITDebugRegisterer.cpp
View File

@ -80,7 +80,7 @@ std::string JITDebugRegisterer::MakeELF(const Function *F, DebugInfo &I) {
// Copy the binary into the .text section. This isn't necessary, but it's // Copy the binary into the .text section. This isn't necessary, but it's
// useful to be able to disassemble the ELF by hand. // useful to be able to disassemble the ELF by hand.
ELFSection &Text = EW.getTextSection((Function *)F); ELFSection &Text = EW.getTextSection(const_cast<Function *>(F));
Text.Addr = (uint64_t)I.FnStart; Text.Addr = (uint64_t)I.FnStart;
// TODO: We could eliminate this copy if we somehow used a pointer/size pair // TODO: We could eliminate this copy if we somehow used a pointer/size pair
// instead of a vector. // instead of a vector.

9
lib/Target/ARM/ARMCodeEmitter.cpp
View File

@ -64,7 +64,8 @@ namespace {
static char ID; static char ID;
public: public:
ARMCodeEmitter(TargetMachine &tm, JITCodeEmitter &mce) ARMCodeEmitter(TargetMachine &tm, JITCodeEmitter &mce)
: MachineFunctionPass(&ID), JTI(0), II((ARMInstrInfo*)tm.getInstrInfo()), : MachineFunctionPass(&ID), JTI(0),
II((const ARMInstrInfo *)tm.getInstrInfo()),
TD(tm.getTargetData()), TM(tm), TD(tm.getTargetData()), TM(tm),
MCE(mce), MCPEs(0), MJTEs(0), MCE(mce), MCPEs(0), MJTEs(0),
IsPIC(TM.getRelocationModel() == Reloc::PIC_) {} IsPIC(TM.getRelocationModel() == Reloc::PIC_) {}
@ -174,9 +175,9 @@ bool ARMCodeEmitter::runOnMachineFunction(MachineFunction &MF) {
assert((MF.getTarget().getRelocationModel() != Reloc::Default || assert((MF.getTarget().getRelocationModel() != Reloc::Default ||
MF.getTarget().getRelocationModel() != Reloc::Static) && MF.getTarget().getRelocationModel() != Reloc::Static) &&
"JIT relocation model must be set to static or default!"); "JIT relocation model must be set to static or default!");
JTI = ((ARMTargetMachine&)MF.getTarget()).getJITInfo(); JTI = ((ARMTargetMachine &)MF.getTarget()).getJITInfo();
II = ((ARMTargetMachine&)MF.getTarget()).getInstrInfo(); II = ((const ARMTargetMachine &)MF.getTarget()).getInstrInfo();
TD = ((ARMTargetMachine&)MF.getTarget()).getTargetData(); TD = ((const ARMTargetMachine &)MF.getTarget()).getTargetData();
Subtarget = &TM.getSubtarget<ARMSubtarget>(); Subtarget = &TM.getSubtarget<ARMSubtarget>();
MCPEs = &MF.getConstantPool()->getConstants(); MCPEs = &MF.getConstantPool()->getConstants();
MJTEs = 0; MJTEs = 0;