6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-06 23:32:27 +00:00
Code Issues Projects Releases Wiki Activity

Use the SparcV9-marked instr scheduling library

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16851 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-10-08 18:14:56 +00:00
parent 6b68973617
commit 41605ab6e7
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tools/llc/Makefile
View File

@ -17,7 +17,7 @@ USEDLIBS = \
skeleton \
selectiondag \
sparcv9regalloc \
sched \
sparcv9sched \
codegen \
target.a \
sparcv9livevar \

2
tools/lli/Makefile
View File

@ -41,7 +41,7 @@ endif
ifdef ENABLE_SPARC_JIT
CPPFLAGS += -DENABLE_SPARC_JIT
JITLIBS += sparcv9
ARCHLIBS += sched sparcv9livevar instrument.a profpaths \
ARCHLIBS += sparcv9sched sparcv9livevar instrument.a profpaths \
bcwriter transforms.a ipo.a ipa.a datastructure.a \
sparcv9regalloc
endif

2
tools/llvm-db/Makefile
View File

@ -42,7 +42,7 @@ endif
ifdef ENABLE_SPARC_JIT
CPPFLAGS += -DENABLE_SPARC_JIT
JITLIBS += sparcv9
ARCHLIBS += sched sparcv9livevar instrument.a profpaths \
ARCHLIBS += sparcv9sched sparcv9livevar instrument.a profpaths \
bcwriter transforms.a ipo.a ipa.a datastructure.a \
sparcv9regalloc
endif