6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-08 14:46:15 +00:00
Code Issues Projects Releases Wiki Activity

fix spello

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27053 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-24 07:15:07 +00:00
parent 98d9811db2
commit 45053fc7fc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/ScheduleDAG.cpp
View File

@ -232,7 +232,7 @@ void ScheduleDAG::EmitNode(SDNode *Node,
case ISD::CopyToReg: { case ISD::CopyToReg: {
unsigned InReg = getVR(Node->getOperand(2), VRBaseMap); unsigned InReg = getVR(Node->getOperand(2), VRBaseMap);
unsigned DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg(); unsigned DestReg = cast<RegisterSDNode>(Node->getOperand(1))->getReg();
if (InReg != DestReg) // Coallesced away the copy? if (InReg != DestReg) // Coalesced away the copy?
MRI->copyRegToReg(*BB, BB->end(), DestReg, InReg, MRI->copyRegToReg(*BB, BB->end(), DestReg, InReg,
RegMap->getRegClass(InReg)); RegMap->getRegClass(InReg));
break; break;