6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-26 21:32:10 +00:00
Code Issues Projects Releases Wiki Activity

In MipsDAGToDAGISel::SelectAddr, fold add node into address operand, if its

Browse Source 
second operand is MipsISD::GPRel.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162584 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2012-08-24 20:21:49 +00:00
parent 6adeb67b33
commit 45d8dbc92d
2 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Mips/MipsISelDAGToDAG.cpp
View File

@ -337,8 +337,9 @@ SelectAddr(SDNode *Parent, SDValue Addr, SDValue &Base, SDValue &Offset) {
// Generate:
// lui $2, %hi($CPI1_0)
// lwc1 $f0, %lo($CPI1_0)($2)
if (Addr.getOperand(1).getOpcode() == MipsISD::Lo) {
SDValue LoVal = Addr.getOperand(1), Opnd0 = LoVal.getOperand(0);
if (Addr.getOperand(1).getOpcode() == MipsISD::Lo ||
Addr.getOperand(1).getOpcode() == MipsISD::GPRel) {
SDValue Opnd0 = Addr.getOperand(1).getOperand(0);
if (isa<ConstantPoolSDNode>(Opnd0) || isa<GlobalAddressSDNode>(Opnd0) ||
isa<JumpTableSDNode>(Opnd0)) {
Base = Addr.getOperand(0);

2
test/CodeGen/Mips/small-section-reserve-gp.ll
View File

@ -5,7 +5,7 @@
define i32 @geti() nounwind readonly {
entry:
; CHECK: addiu ${{[0-9]+}}, $gp, %gp_rel(i)
; CHECK: lw ${{[0-9]+}}, %gp_rel(i)($gp)
%0 = load i32* @i, align 4
ret i32 %0
}