6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-24 08:33:39 +00:00
Code Issues Projects Releases Wiki Activity

Fixed PCMPESTRM128 to have opcode 0x60 instead of 0x62, as specified by the

Browse Source 
Intel documentation.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@79554 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Sean Callanan 2009-08-20 18:24:27 +00:00
parent ef74e9bf2a
commit 47234e6d38
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86InstrSSE.td
View File

@ -3792,11 +3792,11 @@ def PCMPESTRM128MEM : SS42AI<0, Pseudo, (outs VR128:$dst),
}
let Defs = [XMM0, EFLAGS], Uses = [EAX, EDX] in {
def PCMPESTRM128rr : SS42AI<0x62, MRMSrcReg, (outs),
def PCMPESTRM128rr : SS42AI<0x60, MRMSrcReg, (outs),
(ins VR128:$src1, VR128:$src3, i8imm:$src5),
"pcmpestrm\t{$src5, $src3, $src1|$src1, $src3, $src5}",
[]>, OpSize;
def PCMPESTRM128rm : SS42AI<0x62, MRMSrcMem, (outs),
def PCMPESTRM128rm : SS42AI<0x60, MRMSrcMem, (outs),
(ins VR128:$src1, i128mem:$src3, i8imm:$src5),
"pcmpestrm\t{$src5, $src3, $src1|$src1, $src3, $src5}",
[]>, OpSize;