6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-13 04:38:24 +00:00
Code Issues Projects Releases Wiki Activity

Change the Spiller interface to take a LiveRangeEdit reference.

Browse Source 
This makes it possible to register delegates and get callbacks when the spiller
edits live ranges.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127389 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen
2011-03-10 01:51:42 +00:00
parent 38f6bd0fc8
commit 47dbf6cef7
7 changed files with 34 additions and 50 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
lib/CodeGen/Spiller.cpp
View File

@ -11,6 +11,7 @@
#include "Spiller.h"
#include "VirtRegMap.h"
#include "LiveRangeEdit.h"
#include "llvm/CodeGen/LiveIntervalAnalysis.h"
#include "llvm/CodeGen/LiveStackAnalysis.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
@ -180,11 +181,9 @@ public:
VirtRegMap &vrm)
: SpillerBase(pass, mf, vrm) {}
void spill(LiveInterval *li,
SmallVectorImpl<LiveInterval*> &newIntervals,
const SmallVectorImpl<LiveInterval*>*) {
void spill(LiveRangeEdit &LRE) {
// Ignore spillIs - we don't use it.
trivialSpillEverywhere(li, newIntervals);
trivialSpillEverywhere(&LRE.getParent(), *LRE.getNewVRegs());
}
};
@ -210,22 +209,22 @@ public:
vrm(&vrm) {}
/// Falls back on LiveIntervals::addIntervalsForSpills.
void spill(LiveInterval *li,
SmallVectorImpl<LiveInterval*> &newIntervals,
const SmallVectorImpl<LiveInterval*> *spillIs) {
void spill(LiveRangeEdit &LRE) {
std::vector<LiveInterval*> added =
lis->addIntervalsForSpills(*li, spillIs, loopInfo, *vrm);
newIntervals.insert(newIntervals.end(), added.begin(), added.end());
lis->addIntervalsForSpills(LRE.getParent(), LRE.getUselessVRegs(),
loopInfo, *vrm);
LRE.getNewVRegs()->insert(LRE.getNewVRegs()->end(),
added.begin(), added.end());
// Update LiveStacks.
int SS = vrm->getStackSlot(li->reg);
int SS = vrm->getStackSlot(LRE.getReg());
if (SS == VirtRegMap::NO_STACK_SLOT)
return;
const TargetRegisterClass *RC = mf->getRegInfo().getRegClass(li->reg);
const TargetRegisterClass *RC = mf->getRegInfo().getRegClass(LRE.getReg());
LiveInterval &SI = lss->getOrCreateInterval(SS, RC);
if (!SI.hasAtLeastOneValue())
SI.getNextValue(SlotIndex(), 0, lss->getVNInfoAllocator());
SI.MergeRangesInAsValue(*li, SI.getValNumInfo(0));
SI.MergeRangesInAsValue(LRE.getParent(), SI.getValNumInfo(0));
}
};