mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-17 21:35:07 +00:00
ARM: Remove old testing options.
Base pointer referencing has been enabled for ages. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169930 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
e07f85eb76
commit
48aa2cf76d
@ -44,15 +44,9 @@
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
static cl::opt<bool>
|
||||
ForceAllBaseRegAlloc("arm-force-base-reg-alloc", cl::Hidden, cl::init(false),
|
||||
cl::desc("Force use of virtual base registers for stack load/store"));
|
||||
static cl::opt<bool>
|
||||
EnableLocalStackAlloc("enable-local-stack-alloc", cl::init(true), cl::Hidden,
|
||||
cl::desc("Enable pre-regalloc stack frame index allocation"));
|
||||
static cl::opt<bool>
|
||||
EnableBasePointer("arm-use-base-pointer", cl::Hidden, cl::init(true),
|
||||
cl::desc("Enable use of a base pointer for complex stack frames"));
|
||||
|
||||
ARMBaseRegisterInfo::ARMBaseRegisterInfo(const ARMBaseInstrInfo &tii,
|
||||
const ARMSubtarget &sti)
|
||||
@ -280,9 +274,6 @@ bool ARMBaseRegisterInfo::hasBasePointer(const MachineFunction &MF) const {
|
||||
const ARMFunctionInfo *AFI = MF.getInfo<ARMFunctionInfo>();
|
||||
const TargetFrameLowering *TFI = MF.getTarget().getFrameLowering();
|
||||
|
||||
if (!EnableBasePointer)
|
||||
return false;
|
||||
|
||||
// When outgoing call frames are so large that we adjust the stack pointer
|
||||
// around the call, we can no longer use the stack pointer to reach the
|
||||
// emergency spill slot.
|
||||
@ -328,8 +319,6 @@ bool ARMBaseRegisterInfo::canRealignStack(const MachineFunction &MF) const {
|
||||
// pointer adjustments around calls.
|
||||
if (MF.getTarget().getFrameLowering()->hasReservedCallFrame(MF))
|
||||
return true;
|
||||
if (!EnableBasePointer)
|
||||
return false;
|
||||
// A base pointer is required and allowed. Check that it isn't too late to
|
||||
// reserve it.
|
||||
return MRI->canReserveReg(BasePtr);
|
||||
@ -551,8 +540,6 @@ needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const {
|
||||
case ARM::VLDRS: case ARM::VLDRD:
|
||||
case ARM::VSTRS: case ARM::VSTRD:
|
||||
case ARM::tSTRspi: case ARM::tLDRspi:
|
||||
if (ForceAllBaseRegAlloc)
|
||||
return true;
|
||||
break;
|
||||
default:
|
||||
return false;
|
||||
|
Loading…
x
Reference in New Issue
Block a user