6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-30 19:35:54 +00:00
Code Issues Projects Releases Wiki Activity

[signext.ll] Removal Of Duplicate Test Cases

Browse Source 
Removed the duplicate test case existing in signext.ll file.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223109 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Sonam Kumari 2014-12-02 05:29:47 +00:00
parent 1bd6c6210f
commit 4b0964871d
1 changed files with 9 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
test/Transforms/InstCombine/signext.ll
View File

@ -34,54 +34,45 @@ define i32 @test3(i16 %P) {
; CHECK: ret i32 %tmp.5 ; CHECK: ret i32 %tmp.5
} }
define i32 @test4(i16 %P) { define i32 @test4(i32 %x) {
%tmp.1 = zext i16 %P to i32 ; <i32> [#uses=1]
%tmp.4 = xor i32 %tmp.1, 32768 ; <i32> [#uses=1]
%tmp.5 = add i32 %tmp.4, -32768 ; <i32> [#uses=1]
ret i32 %tmp.5
; CHECK-LABEL: @test4(
; CHECK: %tmp.5 = sext i16 %P to i32
; CHECK: ret i32 %tmp.5
}
define i32 @test5(i32 %x) {
%tmp.1 = and i32 %x, 255 ; <i32> [#uses=1] %tmp.1 = and i32 %x, 255 ; <i32> [#uses=1]
%tmp.2 = xor i32 %tmp.1, 128 ; <i32> [#uses=1] %tmp.2 = xor i32 %tmp.1, 128 ; <i32> [#uses=1]
%tmp.3 = add i32 %tmp.2, -128 ; <i32> [#uses=1] %tmp.3 = add i32 %tmp.2, -128 ; <i32> [#uses=1]
ret i32 %tmp.3 ret i32 %tmp.3
; CHECK-LABEL: @test5( ; CHECK-LABEL: @test4(
; CHECK: %sext = shl i32 %x, 24 ; CHECK: %sext = shl i32 %x, 24
; CHECK: %tmp.3 = ashr exact i32 %sext, 24 ; CHECK: %tmp.3 = ashr exact i32 %sext, 24
; CHECK: ret i32 %tmp.3 ; CHECK: ret i32 %tmp.3
} }
define i32 @test6(i32 %x) { define i32 @test5(i32 %x) {
%tmp.2 = shl i32 %x, 16 ; <i32> [#uses=1] %tmp.2 = shl i32 %x, 16 ; <i32> [#uses=1]
%tmp.4 = ashr i32 %tmp.2, 16 ; <i32> [#uses=1] %tmp.4 = ashr i32 %tmp.2, 16 ; <i32> [#uses=1]
ret i32 %tmp.4 ret i32 %tmp.4
; CHECK-LABEL: @test6( ; CHECK-LABEL: @test5(
; CHECK: %tmp.2 = shl i32 %x, 16 ; CHECK: %tmp.2 = shl i32 %x, 16
; CHECK: %tmp.4 = ashr exact i32 %tmp.2, 16 ; CHECK: %tmp.4 = ashr exact i32 %tmp.2, 16
; CHECK: ret i32 %tmp.4 ; CHECK: ret i32 %tmp.4
} }
define i32 @test7(i16 %P) { define i32 @test6(i16 %P) {
%tmp.1 = zext i16 %P to i32 ; <i32> [#uses=1] %tmp.1 = zext i16 %P to i32 ; <i32> [#uses=1]
%sext1 = shl i32 %tmp.1, 16 ; <i32> [#uses=1] %sext1 = shl i32 %tmp.1, 16 ; <i32> [#uses=1]
%tmp.5 = ashr i32 %sext1, 16 ; <i32> [#uses=1] %tmp.5 = ashr i32 %sext1, 16 ; <i32> [#uses=1]
ret i32 %tmp.5 ret i32 %tmp.5
; CHECK-LABEL: @test7( ; CHECK-LABEL: @test6(
; CHECK: %tmp.5 = sext i16 %P to i32 ; CHECK: %tmp.5 = sext i16 %P to i32
; CHECK: ret i32 %tmp.5 ; CHECK: ret i32 %tmp.5
} }
define i32 @test8(i32 %x) nounwind readnone { define i32 @test7(i32 %x) nounwind readnone {
entry: entry:
%shr = lshr i32 %x, 5 ; <i32> [#uses=1] %shr = lshr i32 %x, 5 ; <i32> [#uses=1]
%xor = xor i32 %shr, 67108864 ; <i32> [#uses=1] %xor = xor i32 %shr, 67108864 ; <i32> [#uses=1]
%sub = add i32 %xor, -67108864 ; <i32> [#uses=1] %sub = add i32 %xor, -67108864 ; <i32> [#uses=1]
ret i32 %sub ret i32 %sub
; CHECK-LABEL: @test8( ; CHECK-LABEL: @test7(
; CHECK: %sub = ashr i32 %x, 5 ; CHECK: %sub = ashr i32 %x, 5
; CHECK: ret i32 %sub ; CHECK: ret i32 %sub
} }