6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-02 07:32:52 +00:00
Code Issues Projects Releases Wiki Activity

* REMOVE extraneous debug info if DEBUG_RA is not set

Browse Source 
* Spell PhyRegAlloc right.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@645 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2001-09-19 16:09:04 +00:00
parent 9a3d63bcbe
commit 4c3aaa4adb
4 changed files with 14 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/RegAlloc/LiveRangeInfo.cpp
View File

@ -96,7 +96,7 @@ void LiveRangeInfo::constructLiveRanges()
MachineOperand::MachineOperandType OpTyp =
OpI.getMachineOperand().getOperandType();
if ( OpTyp == MachineOperand::MO_CCRegister) {
if (DEBUG_RA && OpTyp == MachineOperand::MO_CCRegister) {
cout << "\n**CC reg found. Is Def=" << OpI.isDef() << " Val:";
printValue( OpI.getMachineOperand().getVRegValue() );
cout << endl;

10
lib/CodeGen/RegAlloc/PhyRegAloc.cpp → lib/CodeGen/RegAlloc/PhyRegAlloc.cpp
View File

@ -267,7 +267,7 @@ void PhyRegAlloc::updateMachineCode()
const Value *const Val = Op.getVRegValue();
// delete this condition checking later (must assert if Val is null)
if( !Val ) {
if( !Val && DEBUG_RA) {
cout << "Warning: NULL Value found for operand" << endl;
continue;
}
@ -279,8 +279,10 @@ void PhyRegAlloc::updateMachineCode()
// nothing to worry if it's a const or a label
cout << "*NO LR for inst opcode: ";
cout << TargetInstrDescriptors[MInst->getOpCode()].opCodeString;
if (DEBUG_RA) {
cout << "*NO LR for inst opcode: ";
cout << TargetInstrDescriptors[MInst->getOpCode()].opCodeString;
}
Op.setRegForValue( -1 ); // mark register as invalid
@ -297,7 +299,7 @@ void PhyRegAlloc::updateMachineCode()
//TM.getInstrInfo().isReturn(MInst->getOpCode())
else if(TM.getInstrInfo().isReturn(MInst->getOpCode()) ) {
cout << endl << "RETURN found" << endl;
if (DEBUG_RA) cout << endl << "RETURN found" << endl;
Op.setRegForValue( MRI.getReturnAddressReg() );
}

2
lib/Target/SparcV9/RegAlloc/LiveRangeInfo.cpp
View File

@ -96,7 +96,7 @@ void LiveRangeInfo::constructLiveRanges()
MachineOperand::MachineOperandType OpTyp =
OpI.getMachineOperand().getOperandType();
if ( OpTyp == MachineOperand::MO_CCRegister) {
if (DEBUG_RA && OpTyp == MachineOperand::MO_CCRegister) {
cout << "\n**CC reg found. Is Def=" << OpI.isDef() << " Val:";
printValue( OpI.getMachineOperand().getVRegValue() );
cout << endl;

10
lib/Target/SparcV9/RegAlloc/PhyRegAloc.cpp → lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@ -267,7 +267,7 @@ void PhyRegAlloc::updateMachineCode()
const Value *const Val = Op.getVRegValue();
// delete this condition checking later (must assert if Val is null)
if( !Val ) {
if( !Val && DEBUG_RA) {
cout << "Warning: NULL Value found for operand" << endl;
continue;
}
@ -279,8 +279,10 @@ void PhyRegAlloc::updateMachineCode()
// nothing to worry if it's a const or a label
cout << "*NO LR for inst opcode: ";
cout << TargetInstrDescriptors[MInst->getOpCode()].opCodeString;
if (DEBUG_RA) {
cout << "*NO LR for inst opcode: ";
cout << TargetInstrDescriptors[MInst->getOpCode()].opCodeString;
}
Op.setRegForValue( -1 ); // mark register as invalid
@ -297,7 +299,7 @@ void PhyRegAlloc::updateMachineCode()
//TM.getInstrInfo().isReturn(MInst->getOpCode())
else if(TM.getInstrInfo().isReturn(MInst->getOpCode()) ) {
cout << endl << "RETURN found" << endl;
if (DEBUG_RA) cout << endl << "RETURN found" << endl;
Op.setRegForValue( MRI.getReturnAddressReg() );
}