6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-06 09:44:39 +00:00
Code Issues Projects Releases Wiki Activity

Added tSVC and tTRAP for disassembly only.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@97098 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Johnny Chen 2010-02-25 02:21:11 +00:00
parent 499622b2b1
commit 4c61cdd307
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
lib/Target/ARM/ARMInstrThumb.td
View File

@ -343,6 +343,24 @@ let isBranch = 1, isTerminator = 1 in {
T1Misc<{1,0,?,1,?,?,?}>;
}
// A8.6.218 Supervisor Call (Software Interrupt) -- for disassembly only
// A8.6.16 B: Encoding T1
// If Inst{11-8} == 0b1111 then SEE SVC
let isCall = 1 in {
def tSVC : T1I<(outs), (ins i32imm:$svc, pred:$cc), IIC_Br, "svc$cc\t$svc", []>,
Encoding16 {
let Inst{15-12} = 0b1101;
let Inst{11-8} = 0b1111;
}
}
// A8.6.16 B: Encoding T1 -- for disassembly only
// If Inst{11-8} == 0b1110 then UNDEFINED
def tTRAP : T1I<(outs), (ins), IIC_Br, "trap", []>, Encoding16 {
let Inst{15-12} = 0b1101;
let Inst{11-8} = 0b1110;
}
//===----------------------------------------------------------------------===//
// Load Store Instructions.
//