From 4cad7d29fc65c22ff5b4147000368e88ec77c5b9 Mon Sep 17 00:00:00 2001 From: Anton Korobeynikov Date: Thu, 16 Jul 2009 13:43:40 +0000 Subject: [PATCH] Change register allocation order, so R0 will be allocated the last among scratch. This will make address-calculation code much more happy. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75928 91177308-0d34-0410-b5e6-96231b3b80d8 --- lib/Target/SystemZ/SystemZRegisterInfo.td | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/lib/Target/SystemZ/SystemZRegisterInfo.td b/lib/Target/SystemZ/SystemZRegisterInfo.td index 5ac3452a88b..0dc0bbd05f9 100644 --- a/lib/Target/SystemZ/SystemZRegisterInfo.td +++ b/lib/Target/SystemZ/SystemZRegisterInfo.td @@ -103,7 +103,7 @@ def subreg_32bit : PatLeaf<(i32 1)>; /// Register classes def GR32 : RegisterClass<"SystemZ", [i32], 32, // Volatile registers - [R0W, R1W, R2W, R3W, R4W, R5W, R6W, R7W, R8W, R9W, R10W, R12W, R13W, + [R1W, R2W, R3W, R4W, R5W, R0W, R6W, R7W, R8W, R9W, R10W, R12W, R13W, // Frame pointer, sometimes allocable R11W, // Volatile, but not allocable @@ -156,7 +156,7 @@ def ADDR32 : RegisterClass<"SystemZ", [i32], 32, def GR64 : RegisterClass<"SystemZ", [i64], 64, // Volatile registers - [R0D, R1D, R2D, R3D, R4D, R5D, R6D, R7D, R8D, R9D, R10D, R12D, R13D, + [R1D, R2D, R3D, R4D, R5D, R0D, R6D, R7D, R8D, R9D, R10D, R12D, R13D, // Frame pointer, sometimes allocable R11D, // Volatile, but not allocable