mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-05-21 12:38:45 +00:00
Relax assertion to make this function work with a broader class of instructions
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12836 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
427aeb476f
commit
4cf15e7a3b
@ -449,11 +449,17 @@ void FPS::handleOneArgFP(MachineBasicBlock::iterator &I) {
|
|||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
/// handleOneArgFPRW - fchs - ST(0) = -ST(0)
|
/// handleOneArgFPRW: Handle instructions that read from the top of stack and
|
||||||
|
/// replace the value with a newly computed value. These instructions may have
|
||||||
|
/// non-fp operands after their FP operands.
|
||||||
|
///
|
||||||
|
/// Examples:
|
||||||
|
/// R1 = fchs R2
|
||||||
|
/// R1 = fadd R2, [mem]
|
||||||
///
|
///
|
||||||
void FPS::handleOneArgFPRW(MachineBasicBlock::iterator &I) {
|
void FPS::handleOneArgFPRW(MachineBasicBlock::iterator &I) {
|
||||||
MachineInstr *MI = I;
|
MachineInstr *MI = I;
|
||||||
assert(MI->getNumOperands() == 2 && "Can only handle fst* instructions!");
|
assert(MI->getNumOperands() >= 2 && "FPRW instructions must have 2 ops!!");
|
||||||
|
|
||||||
// Is this the last use of the source register?
|
// Is this the last use of the source register?
|
||||||
unsigned Reg = getFPReg(MI->getOperand(1));
|
unsigned Reg = getFPReg(MI->getOperand(1));
|
||||||
|
@ -449,11 +449,17 @@ void FPS::handleOneArgFP(MachineBasicBlock::iterator &I) {
|
|||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
/// handleOneArgFPRW - fchs - ST(0) = -ST(0)
|
/// handleOneArgFPRW: Handle instructions that read from the top of stack and
|
||||||
|
/// replace the value with a newly computed value. These instructions may have
|
||||||
|
/// non-fp operands after their FP operands.
|
||||||
|
///
|
||||||
|
/// Examples:
|
||||||
|
/// R1 = fchs R2
|
||||||
|
/// R1 = fadd R2, [mem]
|
||||||
///
|
///
|
||||||
void FPS::handleOneArgFPRW(MachineBasicBlock::iterator &I) {
|
void FPS::handleOneArgFPRW(MachineBasicBlock::iterator &I) {
|
||||||
MachineInstr *MI = I;
|
MachineInstr *MI = I;
|
||||||
assert(MI->getNumOperands() == 2 && "Can only handle fst* instructions!");
|
assert(MI->getNumOperands() >= 2 && "FPRW instructions must have 2 ops!!");
|
||||||
|
|
||||||
// Is this the last use of the source register?
|
// Is this the last use of the source register?
|
||||||
unsigned Reg = getFPReg(MI->getOperand(1));
|
unsigned Reg = getFPReg(MI->getOperand(1));
|
||||||
|
Loading…
x
Reference in New Issue
Block a user