6502/llvm-6502
1
0 Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2026-04-27 04:18:42 +00:00
Code Issues Projects Releases Wiki Activity

* Remove unneccesary #includes

Browse Source 
* Fix typeo in the (unused) MachineInstrInfo::isArith method


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4275 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner committed 2002-10-24 22:34:41 +00:00
1 parent d1a198a865
commit 502374a58f
2 files changed
+6 -10
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

include/llvm/Target/MachineInstrInfo.h
+3 -5
View File
@@ -11,8 +11,6 @@
#include "Support/DataTypes.h"
#include "llvm/Constant.h"
#include "llvm/DerivedTypes.h"
#include <string>
#include <vector>
class MachineInstrDescriptor;
class TmpInstruction;
@@ -55,7 +53,7 @@ extern const MachineInstrDescriptor *TargetInstrDescriptors;
//---------------------------------------------------------------------------
const unsigned int M_NOP_FLAG = 1;
const unsigned int M_NOP_FLAG = 1 << 0;
const unsigned int M_BRANCH_FLAG = 1 << 1;
const unsigned int M_CALL_FLAG = 1 << 2;
const unsigned int M_RET_FLAG = 1 << 3;
@@ -150,7 +148,7 @@ public:
|| getDescriptor(opCode).iclass & M_RET_FLAG;
}
bool isArith(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_RET_FLAG;
return getDescriptor(opCode).iclass & M_ARITH_FLAG;
}
bool isCCInstr(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_CC_FLAG;
@@ -164,7 +162,7 @@ public:
bool isFloatInstr(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_FLOAT_FLAG;
}
bool isConditional(MachineOpCode opCode) const {
bool isConditional(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_CONDL_FLAG;
}
bool isLoad(MachineOpCode opCode) const {
include/llvm/Target/TargetInstrInfo.h
+3 -5
View File
@@ -11,8 +11,6 @@
#include "Support/DataTypes.h"
#include "llvm/Constant.h"
#include "llvm/DerivedTypes.h"
#include <string>
#include <vector>
class MachineInstrDescriptor;
class TmpInstruction;
@@ -55,7 +53,7 @@ extern const MachineInstrDescriptor *TargetInstrDescriptors;
//---------------------------------------------------------------------------
const unsigned int M_NOP_FLAG = 1;
const unsigned int M_NOP_FLAG = 1 << 0;
const unsigned int M_BRANCH_FLAG = 1 << 1;
const unsigned int M_CALL_FLAG = 1 << 2;
const unsigned int M_RET_FLAG = 1 << 3;
@@ -150,7 +148,7 @@ public:
|| getDescriptor(opCode).iclass & M_RET_FLAG;
}
bool isArith(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_RET_FLAG;
return getDescriptor(opCode).iclass & M_ARITH_FLAG;
}
bool isCCInstr(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_CC_FLAG;
@@ -164,7 +162,7 @@ public:
bool isFloatInstr(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_FLOAT_FLAG;
}
bool isConditional(MachineOpCode opCode) const {
bool isConditional(MachineOpCode opCode) const {
return getDescriptor(opCode).iclass & M_CONDL_FLAG;
}
bool isLoad(MachineOpCode opCode) const {