mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-09-12 16:25:18 +00:00
move target-independent opcodes out of TargetInstrInfo
into TargetOpcodes.h. #include the new TargetOpcodes.h into MachineInstr. Add new inline accessors (like isPHI()) to MachineInstr, and start using them throughout the codebase. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@95687 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -504,10 +504,8 @@ bool StackSlotColoring::PropagateBackward(MachineBasicBlock::iterator MII,
|
||||
|
||||
// Abort the use is actually a sub-register def. We don't have enough
|
||||
// information to figure out if it is really legal.
|
||||
if (MO.getSubReg() ||
|
||||
TID.getOpcode() == TargetInstrInfo::EXTRACT_SUBREG ||
|
||||
TID.getOpcode() == TargetInstrInfo::INSERT_SUBREG ||
|
||||
TID.getOpcode() == TargetInstrInfo::SUBREG_TO_REG)
|
||||
if (MO.getSubReg() || MII->isExtractSubreg() ||
|
||||
MII->isInsertSubreg() || MII->isSubregToReg())
|
||||
return false;
|
||||
|
||||
const TargetRegisterClass *RC = TID.OpInfo[i].getRegClass(TRI);
|
||||
@@ -569,8 +567,7 @@ bool StackSlotColoring::PropagateForward(MachineBasicBlock::iterator MII,
|
||||
|
||||
// Abort the use is actually a sub-register use. We don't have enough
|
||||
// information to figure out if it is really legal.
|
||||
if (MO.getSubReg() ||
|
||||
TID.getOpcode() == TargetInstrInfo::EXTRACT_SUBREG)
|
||||
if (MO.getSubReg() || MII->isExtractSubreg())
|
||||
return false;
|
||||
|
||||
const TargetRegisterClass *RC = TID.OpInfo[i].getRegClass(TRI);
|
||||
|
Reference in New Issue
Block a user