6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-22 10:33:23 +00:00
Code Issues Projects Releases Wiki Activity

Oops. PSHUFD is only available with SSE2.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28573 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2006-05-30 21:30:59 +00:00
parent 9e18ef5262
commit 51da42c28f
1 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
lib/Target/X86/X86InstrInfo.cpp
View File

@ -121,11 +121,14 @@ MachineInstr *X86InstrInfo::convertToThreeAddress(MachineInstr *MI) const {
default: break; default: break;
case X86::SHUFPSrri: { case X86::SHUFPSrri: {
assert(MI->getNumOperands() == 4 && "Unknown shufps instruction!"); assert(MI->getNumOperands() == 4 && "Unknown shufps instruction!");
unsigned A = MI->getOperand(0).getReg(); const X86Subtarget *Subtarget = &TM.getSubtarget<X86Subtarget>();
unsigned B = MI->getOperand(1).getReg(); if (Subtarget->hasSSE2()) {
unsigned C = MI->getOperand(2).getReg(); unsigned A = MI->getOperand(0).getReg();
unsigned M = MI->getOperand(3).getImmedValue(); unsigned B = MI->getOperand(1).getReg();
return BuildMI(X86::PSHUFDri, 2, A).addReg(B).addImm(M); unsigned C = MI->getOperand(2).getReg();
unsigned M = MI->getOperand(3).getImmedValue();
return BuildMI(X86::PSHUFDri, 2, A).addReg(B).addImm(M);
}
} }
} }